MK50H27 Datasheet, PDF (52/56 Pages) STMicroelectronics – Signalling System 7 Link Controller

MK50H27
Figure 10: MK50H27 BUS Slave Timing Diagram (Write)
SYSCLK
CS
ADR
53
52
55
54
DAS
READY
56
58
57
59
READ
(Write)
DAL0-15
62
63
39
38
DATA IN
NOTES:
1. Input setup and hold times are the minimum values required to or from the
particular edge specified in order to be recognized in that cycle.
2. Output delay times are from the specified edge to a valid output.
52/56