English
Language : 

TDA7541B Datasheet, PDF (43/77 Pages) STMicroelectronics – AM/FM car radio tuner IC with stereo decoder and intelligent selectivity system
TDA7541B
Software specification
5.2
Address organization
Table 14. Address organization
Function
Addr D7
D6
D5
D4
D3
D2
D1
D0
T PLL charge pump 0
T PLL counter
1
T PLL counter
2
SEEK
PC7
PC15
ASFC
PC6
PC14
LM
PC5
PC13
SDM
PC4
PC12
LDENA
PC3
PC11
ICP2
PC2
PC10
ICP1
PC1
PC9
ICP0
PC0
PC8
T TV
T TV/IF counter
T PLL divider
3 TVO7 TVO6 TVO5 TVO4 TVO3 TVO2 TVO1 TVO0
4 FMON EW6 EW5
IFS4
IFS3 ISSENA TVM
TVO+
5 AMD7 AMD6 RC5
RC4
RC3 VCOD2 VCOD1 VCOD0
T AGC
T Quality AC
T Quality ACM/MP
6 LNA7 LNA6 DAGC5 DAGC4 IFAGC3 IFAGC2 RFAGC1 RFAGC0
7 TISS7 TISS6 TISS5 ACTH4 ACTH3 ACF BWDEF ISSBW
8 MPTH7 MPTH6 MPAC MPENA ACMD ACMTH2 ACMTH1 ACMTH0
T Quality DEV
9
T Quality MUX/FSU 10
T Weak signal mute 11
ISSM
SSTH7
WMD7
DTH6
SSTH6
WMD6
DTH5
SSTH5
WMD5
DWTH4 DWTH3
SSTH4 SACCT
WMTH4 WMTH3
TDEV2
SACCE
WMTH2
TDEV1
MUX1
WBON
TDEV0
MUX0
ISSON
T AM IF NB
T XTAL adjust
T IF adjust
12 IFAGCS AINT6
13 SL7
SL6
14 IF1G7 IF1G6
AINT5
SL5
IF2Q5
AINTH4
XTAL4
IF2Q4
AINTH3
XTAL3
IF2A3
AINTH2
XTAL2
IF2A2
AINTH1
XTAL1
IF2A1
AINENA
XTAL0
IF2A0
T IQ adjust/Switch
T FM keying AGC
SD Roll off
15 DSB7 DSB6
16 FSWO7 FSWO6
17 LG7
LG6
SWM
RFK
LG5
SW
KAGC4
LG4
PH3
KAGC3
ROC3
PH2
KAGC2
ROC2
PH1
ODCUR
ROC1
PH0
ODENA
ROC0
SD Stereo blend
SD High cut
SD MP
18 AMCF7 AMCF6 AMCF5 ASI
PTH SBC2 SBC1 SBC0
19 DEEMP HCLT6 HCLT5 HCHT4 HCHT3 HCMAX2 HCMAX1 HCENA
20 MS MPFAST MPINT MPCC MPRG3 MPRG2 MPG1 MPG0
SD quality
SD Audio NB I
SD Audio NB II
21 NBFC7 NBFC6 NBDC5 NBDC4 QNG3 QNG2 QDC1 QDC0
22 NBCT7 NBCT6 NBLT5 NBLT4 NBLT3 NBT2 NBT1 NBENA
23 ADSEL PCM VCON NBSMP NBMP NBRR2 NBRR1 NBPC
SD Testing
24
-
-
-
-
-
-
-
-
T PLL/IFC Testing 25 EWEXP IFSEXP
1
1
1
1
1
1
T Testing
26
-
-
-
-
-
-
-
-
T Testing
T Testing
T Testing
27
-
-
-
-
-
-
-
-
28
-
-
-
-
-
-
-
-
29
-
-
-
-
-
-
-
-
Not used
Not used
30
-
-
-
-
-
-
-
-
31
-
-
-
-
-
-
-
-
T
Tuner
SD Stereo decoder
Data bytes which are unused or dedicated for testing only don't need to be written, because
they are set internally to FEH (power on reset condition). But if somebody it writing these
bytes they must be written to FEH, otherwise some malfunction of the chip can happen.
Doc ID 16048 Rev 1
43/77