STM8S007C8 Datasheet, PDF (35/92 Pages) STMicroelectronics – Extended instruction set

STM8S007C8
Memory and register map
Table 9. CPU/SWIM/debug module/interrupt controller registers
Address
Block
Register Label
Register Name
0x00 7F00
0x00 7F01
0x00 7F02
0x00 7F03
0x00 7F04
0x00 7F05
0x00 7F06
0x00 7F07
0x00 7F08
0x00 7F09
0x00 7F0A
0x00 7F0B to
0x00 7F5F
0x00 7F60
0x00 7F70
0x00 7F71
0x00 7F72
0x00 7F73
0x00 7F74
0x00 7F75
0x00 7F76
0x00 7F77
0x00 7F78 to
0x00 7F79
0x00 7F80
0x00 7F81 to
0x00 7F8F
CPU⁽¹⁾
CPU
ITC
SWIM
A
PCE
PCH
PCL
XH
XL
YH
YL
SPH
SPL
CCR
CFG_GCR
ITC_SPR1
ITC_SPR2
ITC_SPR3
ITC_SPR4
ITC_SPR5
ITC_SPR6
ITC_SPR7
ITC_SPR8
SWIM_CSR
Accumulator
Program counter extended
Program counter high
Program counter low
X index register high
X index register low
Y index register high
Y index register low
Stack pointer high
Stack pointer low
Condition code register
Reserved area (85 bytes)
Global configuration register
Interrupt software priority register 1
Interrupt software priority register 2
Interrupt software priority register 3
Interrupt software priority register 4
Interrupt software priority register 5
Interrupt software priority register 6
Interrupt software priority register 7
Interrupt software priority register 8
Reserved area (2 bytes)
SWIM control status register
Reserved area (15 bytes)
Reset
Status
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x17⁽²⁾
0xFF
0x28
0x00
0xFF
0xFF
0xFF
0xFF
0xFF
0xFF
0xFF
0xFF
0x00
DocID022171 Rev 5
35/92
37