STV9936P Datasheet, PDF (34/48 Pages) STMicroelectronics – 120-MHz On-Screen Display for Monitors with 4 True Independent Window Displays

General OSD Programming
STV9936P/S
Fast Blanking Output Polarity (FBLK output)
The output polarity of the FBLK pin is selected by bit FBLKPOL. The default value is 0.
Table 42: Fast Blanking Output Polarity Selection
FBLKPOL
Description
0
When OSD display, FBLK = 1
When active video, FBLK = 0
1
When OSD display, FBLK = 0
When active video, FBLK = 1
Table 43: FBLK Output Control
ENOSD Bit
1
1
1
1
1
1
0
0
FBLKPOL Bit
0
0
0
1
1
1
0
1
FBK Bit
0
0
1
0
0
1
x
x
FBLK Output
0
1
1
0
1
0
0
1
Display
Video
OSD
OSD
OSD
Video
OSD
Video
Video
Default Value
Full Screen
FBLK Inverted
Full Screen
No OSD
No OSD
7.5 Reset
Power On Reset
The digital core and the PLL are asynchronously reset at Power On.
Soft Reset
A soft reset is enabled by the RST bit.
RST = 1: The digital core is reset. All control registers, except PLL registers, are reset at the
same value as at power on reset.
It is not necessary to write RST = 0 to stop the reset. This bit is automatically cleared.
PLL Register Reset
The Pixel Clock Generator (VCO[1:0]) and Horizontal Resolution (HR[6:0]) bits are reset by the
RST_PLL bit.
RST_PLL = 1: HR[6:0] and VCO[1:0] are reset to the same value as the power-on reset.
It is not necessary to write RST_PLL = 0 to stop the reset. This bit is automatically cleared.
Table 44: Reset
FWR
FAC
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
80h
06h
RST_PLL
RST
34/48