ST62T53B Datasheet, PDF (29/75 Pages) STMicroelectronics – 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI

ST62T53B/T60B/T63B ST62E60B
IINTERRUPTS (Cont’d)
3.4.3 Interrupt Option Register (IOR)
The Interrupt Option Register (IOR) is used to en-
able/disable the individual interrupt sources and to
select the operating mode of the external interrupt
inputs. This register is write-only and cannot be
accessed by single-bit operations.
Address: 0C8h — Write Only
Reset status: 00h
7
0
- LES ESB GEN -
-
-
-
Bit 5 = ESB: Edge Selection bit.
The bit ESB selects the polarity of the interrupt
source #2.
Bit 4 = GEN: Global Enable Interrupt. When this bit
is set to one, all interrupts are enabled. When this
bit is cleared to zero all the interrupts (excluding
NMI) are disabled.
When the GEN bit is low, the NMI interrupt is ac-
tive but cannot cause a wake up from STOP/WAIT
modes.
This register is cleared on reset.
3.4.4 Interrupt sources
Bit 7, Bits 3-0 = Unused.
Bit 6 = LES: Level/Edge Selection bit.
When this bit is set to one, the interrupt source #1
is level sensitive. When cleared to zero the edge
sensitive mode for interrupt request is selected.
Interrupt sources available on these MCUs are
summarized in the Table 11 with associated mask
bit to enable/disable the interrupt request.
Table 11. Interrupt Requests and Mask Bits
Peripheral
Register
Address
Register
GENERAL
IO R
C8h
TIMER
TSCR1
D4h
A/D CONVERTER ADCR
D1h
AR TIMER
ARMC
D5h
SPI
Port PAn
Port PBn
Port PCn
SPIMOD
ORPA-DRPA
ORPB-DRPB
ORPC-DRPC
E2h
C0h-C4h
C1h-C5h
C2h-C6h
Mask bit
GEN
ETI
EAI
OVIE
CPIE
EIE
SPIE
ORPAn-DRPAn
ORPBn-DRPBn
ORPCn-DRPCn
Masked Interrupt Source
Int errupt
vector
All Interrupts, excluding NMI
TMZ: TIMER Overflow
Vector 4
EOC: End of Conversion
Vector 4
OVF: AR TIMER Overflow
CPF: Successful compare
EF: Active edge on ARTIMin
Vector 3
SPRUN: End of Transmission Vector 2
PAn pin
Vector 1
PBn pin
Vector 1
PCn pin
Vector 2
29/75
29