STCF03I_08 Datasheet, PDF (25/33 Pages) STMicroelectronics – High power white LED driver with I²C interface

Detailed description
9
Detailed description
STCF03I
9.1
PowerON reset
This mode is initiated by applying a supply voltage above the VPW_ON RESET threshold
value. An internal timing (~1 µs) defines the duration of this status. The logic blocks are
powered, but the device doesn't respond to any input. The registers are reset to their default
values, the ATN and SDA pins are in high-Z, and the I²C slave address is internally set by
reading the ADD pin configuration. After the internally defined time has elapsed, the
STCF03I automatically enters the Stand-by mode.
9.2
Shutdown
In this mode, only the I²C interface is alive, accepting I²C commands and register settings.
The device enters this mode: automatically from power ON reset status; by resetting the
PWR_ON bit from other operation modes. Power consumption is at the minimum (1 µA typ).
9.3
Ready mode
In this mode all internal blocks are turned ON, but the DC/DC converter is disabled and the
white LED is disconnected. The NTC circuit can be activated to monitor the temperature of
the LED and I²C commands and register settings are allowed to be executed immediately.
Only in this mode the auxiliary LED is operational and can be turned ON and set at the
desired brightness using the AUX REGISTER. The device enters this mode: from stand-by
by setting the PWR_ON bit; from flash operation by resetting the TRIG pin or the TRIG_EN
bit or automatically from flash operation when the time counter reaches zero; from torch
operation by resetting the TCH_ON bit. The device automatically enters this mode also
when an overload or an abnormal condition has been detected during flash or torch
operation (Table 16: Status register details:).
9.4
Single or multiple Flash using external (µP) temporization
To avoid the I²C bus time latency, it is recommended to use the dedicated TRIG pin to define
the flash duration (hard-triggering). The TRIG_EN bit of CMD_REG should be set before
starting each flash operation, because it could have been reset automatically in the previous
flash operation. The flash duration is determined by the pulse length that drives the TRIG
pin. As soon as the flash is activated, the system needs typically 1.2 ms to ramp up the
output current on the Power LED. The internal time counter will time-out flash operation and
keep the LED dissipated energy within safe limits in case of Software deadlock; FTIM
register has to be set first, either in stand-by or in ready mode. Multiple flashes are possible
by strobing the TRIG pin. Time out counter will cumulate every flash on-time until the
defined time out is reached unless it is reloaded by updating the CMD_REG. After a single
or multiple flash operations are timed-out, the device automatically goes into Ready mode
by resetting the TRIG_EN bit, and also resets the F_RUN bit. The ATN pin is pulled down to
inform the µP that the STAT_REG has been updated.
25/33