|
M50FLW040A Datasheet, PDF (23/52 Pages) STMicroelectronics – 4 Mbit (5 x 64KByte Blocks + 3 x 16 x 4KByte Sectors) 3V Supply Firmware Hub / Low Pin Count Flash Memory | |||
|
◁ |
M50FLW040A, M50FLW040B
When the Program Suspend Status bit is â0â, the
Program/Erase Controller is active, or has com-
pleted its operation. When the bit is â1â, a Program/
Erase Suspend command has been issued and
the memory is waiting for a Program/Erase Re-
sume command.
When a Program/Erase Resume command is is-
sued, the Program Suspend Status bit returns to
â0â.
Block Protection Status (Bit SR1). The Block
Protection Status bit can be used to identify if the
Program or Erase operation has tried to modify the
contents of a protected block. When the Block Pro-
tection Status bit is to â0â, no Program or Erase op-
erations have been attempted to protected blocks
since the last Clear Status Register command or
hardware reset. When the Block Protection Status
bit is â1â, a Program or Erase operation has been
attempted on a protected block.
Once it is set to â1â, the Block Protection Status bit
can only be reset to â0â by a Clear Status Register
command or by a hardware reset. If it is set to â1â,
it should be reset before a new Program or Erase
command is issued, otherwise the new command
will appear to have failed, too.
Using the A/A Mux Interface, the Block Protection
Status bit is always â0â.
Reserved (Bit SR0). Bit 0 of the Status Register
is reserved. Its value should be masked.
Table 14. Status Register Bits
Operation
SR7 SR6 SR5
Program active
â0â
X(1)
â0â
Program suspended
â1
X(1)
â0â
Program completed successfully
â1â
X(1)
â0â
Program failure due to VPP Error
â1â
X(1)
â0â
Program failure due to Block Protection (FWH/LPC Interface
only)
â1â
X(1)
â0â
Program failure due to cell failure
â1â
X(1)
â0â
Erase active
â0â
â0â
â0â
Erase suspended
â1â
â1â
â0â
Erase completed successfully
â1â
â0â
â0â
Erase failure due to VPP Error
â1â
â0â
â1â
Erase failure due to Block Protection (FWH/LPC Interface
only)
â1â
â0â
â1â
Erase failure due to failed cell(s) in block
â1â
â0â
â1â
Note: 1. For Program operations during Erase Suspend Bit SR6 is â1â, otherwise Bit SR6 is â0â.
SR4
â0â
â0â
â0â
â1â
â1â
â1â
â0â
â0â
â0â
â0â
â0â
â0â
SR3
â0â
â0â
â0â
â1â
â0â
â0â
â0â
â0â
â0â
â1â
â0â
â0â
SR2
â0â
â1â
â0â
â0â
â0â
â0â
â0â
â0â
â0â
â0â
â0â
â0â
SR1
â0â
â0â
â0â
â0â
â1â
â0â
â0â
â0â
â0â
â0â
â1â
â0â
23/52
|
▷ |