STLC5411 Datasheet, PDF (21/72 Pages) STMicroelectronics – 2B1Q U INTERFACE DEVICE

STLC5411
Data is transmitted in both directions at half the
data clock rate. The information is clocked by the
transmitter on the front edge of the data clock and
can be accepted by the receiver after 1 to 1.5 pe-
riod of the data clock.
The data clock (BCLK) is a square wave signal at
twice the data transmission frequency on Bx and
Br with a 1 to 1 duty cycle. The frequency can be
choosen from 512 to 6176 kHz with 16 kHz
modularity. Data transmission rate depends only
on the data clock rate.
Table 1: GCI Configuration selection.
The Frame Clock FSa is a 8 kHz signal for syn-
chronization of data transmission. The front edge
of this signal gives the time reference of the first
bit in the first GCI input and output channel, and
reset the slot counter at the start of each frame
When some GCI channels are not selected on
devices connected to the same GCI link, these
time slots are free for alternative uses.
GCI configuration selection is done by biasing of
input pins MW, M0, CONF1, CONF2 according to
TABLE1.
Pin Number Pin name
28
MW
27
M0
19
S1/CONF1
17
S2/CONF2
7
S0/FSb/TE ST2
18
IO1/ES1
16
IO2/ES2
15
IO3/EC
14
IO4/TEST1
22
SFSx/R FS
LT/NT12*
0
0
S1
S2
S0
IO1
IO2
IO3
IO4
SFSx
NT/T E
0
1
0
1
FSb
IO1
IO2
IO3
IO4
SFSx
Configuration
NT1-AUTO LT-RR-AUTO NT-RR-AUTO
0
0
0
1
1
1
1
1
0
1
0
0
TEST2
TEST2
TEST2
ES1
PLDD
ES1
ES2
EC
ES2
EC
LFS
LFS
TEST1
TEST1
TEST1
SFSx
RFS
RFS
* Differentation between LT and NT configuration done by bit NTS in CR2 register; GCI in slave mode.
When NT1-AUTO or NT-RR-AUTO configuration is selected, BCLK bit clock frequency of 512 kHz is
automatically selected
When NT configuration is selected, BCLK bit clock frequency of 1536 kHz is automatically selected.
* * Connected to V_CC through internal pull-up resistors.
21/72