ST72141K2-AUTO Datasheet, PDF (19/131 Pages) STMicroelectronics – 8-bit MCU for automotive with electric-motor control, ADC, 16-bit timers, SPI interface

ST72141K2-Auto
3.4 RESET MANAGER
The RESET block includes three RESET sources
as shown in Figure 10:
– External RESET source pulse
– Internal LVD RESET (Low Voltage Detection)
– Internal WATCHDOG RESET
Figure 10. Reset Block Diagram
The RESET service routine vector is fixed at ad-
dresses FFFEh-FFFFh in the ST7 memory map.
A 4096 CPU clock cycle delay allows the oscillator
to stabilize and ensures that recovery has taken
place from the Reset state.
The RESET vector fetch phase duration is 2 clock
cycles.
RESET
V_DD
R_ON
f_CPU
INTERNAL
RESET
WATCHDOG RESET
LVD RESET
19/131