VND5004CSP30 Datasheet, PDF (18/28 Pages) STMicroelectronics – Double 4m high-side driver with analog CurrentSense

Application information
3
Application information
VND5004CSP30
Figure 22. Application schematic
9
6_&&
5_SURW
&6B',6
P&
5_SURW
,,1387
5_SURW
&855(176(16(
'_OG
287387
*1'
&_H[W
5₆₍₁₆₍
*$3*&)7
3.1
MCU I/Os protection
When negative transients are present on the V_CC line, the control pins will be pulled
negative to approximately -1.5V.
ST suggests the insertion of resistors (R_prot) in the lines to prevent the µC I/Os pins from
latching up.
The values of these resistors provide a compromise between the leakage current of the µC,
the current required by the HSD I/Os (input levels compatibility) and the latch-up limit of the
µC I/Os.
-V_CCpeak/I_latchup ≤ R_prot ≤ (V_OHµC-V_IH) / I_IHmax
Calculation example:
For V_CCpeak= -1.5 V and I_latchup ≥ 20 mA; V_OHµC ≥ 4.5 V
75 Ω ≤ R_prot ≤ 240 kΩ.
Recommended values: R_prot = 10 kΩ, C_EXT = 10 nF
3.2
Load dump protection
D_ld is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the
V_CCPK max rating. The same applies if the device will be subject to transients on the V_CC
line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.
18/28
DocID027938 Rev 2