 English |
|
|
|
|
|
|
|
| M68AW128ML Datasheet, PDF (13/20 Pages) STMicroelectronics – 2 Mbit (128K x16) 3.0V Asynchronous SRAM | |||
| |||
| ◁ |
Figure 12. Chip Enable Controlled, Write AC Waveforms
M68AW128ML
A0-A16
E
W
DQ0-DQ15
UB, LB
tAVEL
tAVAV
VALID
tAVEH
tELEH
tWLEH
tEHAX
tEHDX
DATA INPUT
tBLEH
tDVEH
AI04842
Figure 13. UB/LB Controlled, Write AC Waveforms
A0-A16
E
W
DQ0-DQ15
DATA (1)
tAVBL
UB, LB
tAVAV
VALID
tAVBH
tELBH
tWLBH
tBHDX
tBLBH
DATA INPUT
tDVBH
tBHAX
AI04843
Note: 1. During this period DQ0-DQ15 are in output state and input signals should not be applied.
13/20
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese