M24LR64-R_1004 Datasheet, PDF (113/126 Pages) STMicroelectronics – 64 Kbit EEPROM with password protection & dual interface: 400kHz I²C serial bus & ISO 18000-3 mode 1 RF protocol at 13.56MHz

M24LR64-R
I²C DC and AC parameters
Table 104. I²C AC characteristics
Test conditions specified in Table 100
Symbol Alt.
Parameter
Min. Max. Unit
f_C
f_SCL Clock frequency
400 kHz
t_CHCL t_HIGH Clock pulse width high
600
ns
t_CLCH
t_XH1XH2(1)
t_XL1XL2(1)
t_LOW
t_R
t_F
Clock pulse width low
Input signal rise time
Input signal fall time
1300
ns
20
300 ns
20
300 ns
t_DL1DL2
t_F SDA (out) fall time
20
100 ns
t_DXCX
t_SU:DAT Data in set up time
100
ns
t_CLDX
t_HD:DAT Data in hold time
0
ns
t_CLQX
t_CLQV(2)(3)
t_CHDX(4)
t_DH
t_AA
t_SU:STA
Data out hold time
Clock low to next data valid (access time)
Start condition set up time
100
ns
100 900 ns
600
ns
t_DLCL
t_HD:STA Start condition hold time
600
ns
t_CHDH
t_SU:STO Stop condition set up time
600
ns
t_DHDL
t_BUF Time between Stop condition and next Start condition 1300
ns
t_W
I²C write time
5
ms
1. Values recommended by the I²C-bus Fast-Mode specification.
2. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or
rising edge of SDA.
3. _{c×tCoLCmQbpVuas}isttiibmthleeewctioamnyeswt(aiftrnhotmtihsetlheIes_{2Csfatslhlpianengc5ief0idc0gaetniosonf(aS(wsChsLipc)ehrcesiqfpiueeidrceiifdniebFsyitgS}th_Uue_:rDeS_ATD_4(A)m. binu)s=lin1e00tonrse)a, cahss0u.m8Vin_{CgCtihnaat the Rbus}
4. For a reStart condition, or following a write cycle.
Doc ID 15170 Rev 9
113/126