English
Language : 

TSA1203 Datasheet, PDF (1/20 Pages) STMicroelectronics – DUAL-CHANNEL, 12-BIT, 40MSPS, 230mW A/D CONVERTER
TSA1203
DUAL-CHANNEL, 12-BIT, 40MSPS, 230mW A/D CONVERTER
s Low power consumption: 230mW@40Msps
s Single supply voltage: 2.5V
Independent supply for CMOS output stage
with 2.5V/3.3V capability
s SFDR= -68.3 dBc @ Fin=10MHz
s 1GHz analog bandwidth Track-and-Hold
s Common clocking between channels
s Dual simultaneous Sample and Hold inputs
s Multiplexed outputs
s Built-in reference voltage with external bias
capability
DESCRIPTION
The TSA1203 is a new generation of high speed,
dual-channel Analog to Digital converter pro-
cessed in a mainstream 0.25µm CMOS technolo-
gy yielding high performances and very low power
consumption.
The TSA1203 is specifically designed for applica-
tions requiring very low noise floor, high SFDR
and good isolation between channels. It is based
on a pipeline structure and digital error correction
to provide high static linearity at Fs=40Msps, and
Fin=10MHz.
For each channel, a voltage reference is integrat-
ed to simplify the design and minimize external
components. It is nevertheless possible to use the
circuit with external references.
Each ADC outputs are multiplexed in a common
bus with small number of pins. A tri-state capabili-
ty is available for the outputs, allowing chip selec-
tion. The inputs of the ADC must be differentially
driven.
The TSA1203 is available in extended (0 to
+85°C) temperature range, in a small 48 pins
TQFP package.
APPLICATIONS
s Medical imaging and ultrasound
s 3G basestation
s I/Q signal processing applications
s High speed data acquisition system
s Portable instrumentation
ORDER CODE
Part Number
TSA1203IF
TSA1203IFT
EVAL1203/BA
Temperature
Range
0°C to +85°C
0°C to +85°C
Package Conditioning Marking
TQFP48
Tray
TQFP48 Tape & Reel
Evaluation board
SA1203I
SA1203I
PIN CONNECTIONS (top view)
index
corner
AGND 1
INI 2
AGND 3
INIB 4
AGND 5
IPOL 6
AVCCB 7
AGND 8
INQ 9
AGND 10
INBQ 11
AGND 12
48 47 46 45 44 43 42 41 40 39 38 37
36 D2
35 D3
34 D4
33 D5
32 D6
TSA1203
31 D7
30 D8
29 D9
28 D10
27 D11(MSB)
26 VCCBE
25 GNDBE
13 14 15 16 17 18 19 20 21 22 23 24
BLOCK DIAGRAM
+2.5V/3.3V
CLK SELECT OEB
VCCBE
VINI
VINBI
VINCMI
VREFPI
VREFMI
IPOL
VREFPQ
VREFMQ
VINCMQ
VINQ
VINBQ
AD 12
I channel
common mode
REF I
Polar.
REF Q
common mode
AD 12
Q channel
Timing
12
M 12
12 D0
U
Buffers
TO
X
D11
12
GND
GNDBE
PACKAGE
7 × 7 mm TQFP48
February 2003
1/20