English
Language : 

STR91XFAX32 Datasheet, PDF (1/99 Pages) STMicroelectronics – ARM966E-S™ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA
STR91xFAx32
STR91xFAx42 STR91xFAx44
ARM966E-S™ 16/32-Bit Flash MCU with Ethernet, USB, CAN,
AC motor control, 4 timers, ADC, RTC, DMA
Features
■ 16/32-bit 96 MHz ARM9E based MCU
– ARM966E-S RISC core: Harvard archi-
tecture, 5-stage pipeline, Tightly-Coupled
Memories (SRAM and Flash)
– STR91xFA implementation of core adds
high-speed burst Flash memory interface,
instruction prefetch queue, branch cache
– Up to 96 MIPS directly from Flash memory
– Single-cycle DSP instructions supported
– Binary compatible with ARM7 code
■ Dual burst Flash memories, 32-bits wide
– 256 KB/512 KB Main Flash
– 32 KB Secondary Flash
– Sequential Burst operation up to 96 MHz
– 100 K min erase cycles, 20 yr min retention
■ SRAM, 32-bits wide
– 64K or 96K bytes, optional battery backup
■ 9 programmable DMA channels
■ Clock, reset, and supply management
– Internal oscillator operating with external
4-25 MHz crystal
– Internal PLL up to 96 MHz
– Real-time clock provides calendar
functions, tamper, and wake-up functions
– Reset Supervisor monitors supply voltage,
watchdog, wake-up unit, external reset
– Brown-out monitor for early warning
interrupt
– Run, Idle, and Sleep Mode as low as 50 uA
■ Operating temperature -40 to +85°C
■ Vectored interrupt controller (VIC)
– 32 IRQ vectors, 30 interrupt pins
– Branch cache minimizes interrupt latency
■ 8-channel, 10-bit A/D converter (ADC)
– 0 to 3.6V range, 0.7 usec conversion
– DMA capability
LQFP80 12 x12mm
LQFP128 14 x 14mm
LFBGA144 10 x 10 x 1.7
■ 10 Communication interfaces
– 10/100 Ethernet MAC with DMA and MII
– USB Full-speed (12 Mbps) slave device
– CAN interface (2.0B Active)
– 3 16550-style UARTs with IrDA protocol
– 2 Fast I2C™, 400 kHz
– 2 channels for SPI™, SSI™, or Microwire™
■ External Memory Interface (EMI)
– 8- or 16-bit data, up to 24-bit addressing
– Static Async modes for LQFP128
– Additional burst synchronous modes for
LFBGA144
■ Up to 80 I/O pins (muxed with interfaces)
■ 16-bit standard timers (TIM)
– 4 timers each with 2 input capture, 2 output
compare, PWM and pulse count modes
■ 3-Phase induction motor controller (IMC)
■ JTAG interface with boundary scan
■ Embedded trace module (ARM ETM9)
Table 1. Device summary
Reference
Root part number
STR91xFAx32
STR910FAM32, STR910FAW32,
STR910FAZ32
STR91xFAx42
STR911FAM42, STR911FAW42,
STR912FAW42, STR912FAZ42
STR91xFAx44
STR911FAM44 STR911FAW44
STR912FAW44, STR912FAZ44
November 2007
Rev 2
1/99
www.st.com
1