STPCCONSUMER Datasheet, PDF (1/51 Pages) STMicroelectronics – PC Compatible Embeded Microprocessor

®
STPC CONSUMER
PC Compatible Embeded Microprocessor
s POWERFUL X86 PROCESSOR
s 64-BIT BUS ARCHITECTURE
s 64-BIT DRAM CONTROLLER
s SVGA GRAPHICS CONTROLLER
s UMA ARCHITECTURE
s VIDEO SCALER
s DIGITAL PAL/NTSC ENCODER
s VIDEO INPUT PORT
s CRT CONTROLLER
s 135MHz RAMDAC
s 3 LINE FLICKER FILTER
s SCAN CONVERTER
s PCI MASTER / SLAVE / ARBITER CTRL
s ISA MASTER/SLAVE INTERFACE
s IDE CONTROLLER
s DMA CONTROLLER
s INTERRUPT CONTROLLER
s TIMER / COUNTERS
s POWER MANAGEMENT
STPC CONSUMER OVERVIEW
The STPC Consumer integrates a standard 5th
generation x86 core, a DRAM controller, a graph-
ics subsystem, a video pipeline and support logic
including PCI, ISA and IDE controllers to provide a
single Consumer orientated PC compatible sub-
system on a single device.
The device is based on a tightly coupled Unified
Memory Architecture (UMA), sharing the same
memory array between the CPU main memory
and the graphics and video frame buffers.
Extra facilities are implemented to handle video
streams. Features include smooth scaling and
color space conversion of the video input stream
and mixing with graphics data. The chip also in-
cludes a built-in digital TV encoder and anti-flicker
filters that allow stable, high-quality display on
standard PAL or NTSC television sets without ad-
ditional components.
The STPC Consumer is packaged in a 388 Plastic
Ball Grid Array (PBGA).
PBGA388
Figure 1. Logic Diagram
x86
Core
Host I/F
ISA BUS
ISA
IPC
m/s
PCI
m/s
VIP
PCI
EIDE
EIDE
m/s
PCI BUS
CCIR Input
AntiFlicker
TV Output
D igital
P AL/
NT SC
Video
pipeline
2D
SVGA
CRTC
DRAM
CTRL
Color
Key
Chroma
Key
C olor Space
C onverter
H W C ursor
Monitor
SYNC Output
8/2/00
Issue 1.2
1/51