English
Language : 

STP4NC80Z Datasheet, PDF (1/13 Pages) STMicroelectronics – N-CHANNEL 800V - 2.4ohm - 4A TO-220/FP/D2PAK/I2PAK Zener-Protected PowerMESH™III MOSFET
STP4NC80Z - STP4NC80ZFP
STB4NC80Z - STB4NC80Z-1
N-CHANNEL 800V - 2.4Ω - 4A TO-220/FP/D2PAK/I2PAK
Zener-Protected PowerMESH™III MOSFET
TYPE
VDSS
RDS(on)
ID
STP4NC80Z/FP
800V
< 2.8 Ω
4A
STB4NC80Z/-1
800V
< 2.8 Ω
4A
s TYPICAL RDS(on) = 2.4 Ω
s EXTREMELY HIGH dv/dt AND CAPABILITY
GATE-TO- SOURCE ZENER DIODES
s 100% AVALANCHE TESTED
s VERY LOW GATE INPUT RESISTANCE
s GATE CHARGE MINIMIZED
DESCRIPTION
The third generation of MESH OVERLAY™ Power
MOSFETs for very high voltage exhibits unsurpassed
on-resistance per unit area while integrating back-to-
back Zener diodes between gate and source. Such ar-
rangement gives extra ESD capability with higher rug-
gedness performance as requested by a large variety
of single-switch applications.
APPLICATIONS
s SINGLE-ENDED SMPS IN MONITORS,
COMPUTER AND INDUSTRIAL APPLICATION
s WELDING EQUIPMENT
TO-220
3
1
D2PAK
3
2
1
TO-220FP
I2PAK1 2 3
(Tabless TO-220)
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
VDS
Drain-source Voltage (VGS = 0)
VDGR
Drain-gate Voltage (RGS = 20 kΩ)
VGS
Gate- source Voltage
ID
Drain Current (continuos) at TC = 25°C
ID
Drain Current (continuos) at TC = 100°C
IDM (q) Drain Current (pulsed)
PTOT
Total Dissipation at TC = 25°C
Derating Factor
IGS
Gate-source Current
VESD(G-S) Gate source ESD(HBM-C=100pF, R=15KΩ)
dv/dt(1) Peak Diode Recovery voltage slope
VISO
Insulation Winthstand Voltage (DC)
Tstg
Storage Temperature
Tj
Max. Operating Junction Temperature
(•)Pulse width limited by safe operating area
December 2002
Value
Unit
STP(B)4NC80Z(-1) STP4NC80ZFP
800
V
800
V
± 25
V
4
4(*)
A
2.5
2.5(*)
A
16
16(*)
A
100
35
W
0.8
0.28
W/°C
±50
mA
2.5
KV
3
V/ns
--
2000
V
–65 to 150
°C
150
°C
(1)ISD ≤4A, di/dt ≤100A/µs, VDD ≤ V(BR)DSS, Tj ≤ TJMAX
.(*)Pulse width Limited by maximum temperature allowed 1/13