STP20N10L Datasheet, PDF (1/10 Pages) STMicroelectronics – N - CHANNEL ENHANCEMENT MODE LOW THRESHOLD POWER MOS TRANSISTOR

STP20N10L
STP20N10LFI
N - CHANNEL ENHANCEMENT MODE
LOW THRESHOLD POWER MOS TRANSISTOR
TYPE
STP20N10L
STP20N10LFI
VDSS
100 V
100 V
R DS( on)
< 0.12 Ω
< 0.12 Ω
ID
20 A
12 A
s TYPICAL R_DS(on) = 0.09 Ω
s AVALANCHE RUGGED TECHNOLOGY
s 100% AVALANCHE TESTED
s REPETITIVE AVALANCHE DATA AT 100^oC
s LOW GATE CHARGE
s HIGH CURRENT CAPABILITY
s 175^oC OPERATING TEMPERATURE
s LOGIC LEVEL COMPATIBLE INPUT
s APPLICATION ORIENTED
CHARACTERIZATION
APPLICATIONS
s HIGH CURRENT, HIGH SPEED SWITCHING
s SOLENOID AND RELAY DRIVERS
s REGULATORS
s DC-DC & DC-AC CONVERTERS
s MOTOR CONTROL, AUDIO AMPLIFIERS
s AUTOMOTIVE ENVIRONMENT (INJECTION,
ABS, AIR-BAG, LAMPDRIVERS, Etc.)
3
2
1
TO-220
3
2
1
ISOWATT220
INTERNAL SCHEMATIC DIAGRAM
ABSOLUTE MAXIMUM RATINGS
Symbol
P ar amete r
V_{D S} Drain-source Voltage (V_GS = 0)
V_{DG R} Drain- gate Voltage (R_GS = 20 kΩ)
VGS Gate-source Voltage
I_D
Drain Current (continuous) at T _c = 25 ^oC
I_D
Drain Current (continuous) at T _c = 100 ^oC
IDM(•) Drain Current (pulsed)
Ptot Total Dissipation at Tc = 25 ^oC
Derating Factor
VISO Insulation Withstand Voltage (DC)
Tstg Storage Temperature
T_j
Max. Operating Junction Temperature
(•) Pulse width limited by safe operating area
November 1996
Val ue
STP20N10L
STP20N10LFI
100
100
± 15
20
12
14
8
80
80
105
40
0.7
0. 27

2000
-65 to 175
175
Unit
V
V
V
A
A
A
W
W/^oC
V
o_C
o_C
1/10