English
Language : 

STM32F101X6_08 Datasheet, PDF (1/74 Pages) STMicroelectronics – Access line, advanced ARM-based 32-bit MCU with Flash memory, six 16-bit timers, ADC and seven communication interfaces
STM32F101x6
STM32F101x8 STM32F101xB
Access line, advanced ARM-based 32-bit MCU with Flash memory,
six 16-bit timers, ADC and seven communication interfaces
Features
■ Core: ARM 32-bit Cortex™-M3 CPU
– 36 MHz maximum frequency,
1.25 DMIPS/MHz (Dhrystone 2.1)
performance at 0 wait state memory
access
– Single-cycle multiplication and hardware
division
■ Memories
– 32 to 128 Kbytes of Flash memory
– 6 to 16 Kbytes of SRAM
■ Clock, reset and supply management
– 2.0 to 3.6 V application supply and I/Os
– POR, PDR and programmable voltage
detector (PVD)
– 4-to-16 MHz crystal oscillator
– Internal 8 MHz factory-trimmed RC
– Internal 40 kHz RC
– PLL for CPU clock
– 32 kHz oscillator for RTC with calibration
■ Low power
– Sleep, Stop and Standby modes
– VBAT supply for RTC and backup registers
■ Debug mode
– Serial wire debug (SWD) and JTAG
interfaces
■ DMA
– 7-channel DMA controller
– Peripherals supported: timers, ADC, SPIs,
I2Cs and USARTs
■ 1 × 12-bit, 1 µs A/D converter (up to 16
channels)
– Conversion range: 0 to 3.6 V
– Temperature sensor
■ Up to 80 fast I/O ports
– 26/37/51/80 I/Os, all mappable on 16
external interrupt vectors, all 5 V-tolerant
except for analog inputs
VFQFPN36
6 × 6 mm
LQFP48
7 x 7 mm
LQFP64
10 x 10 mm
LQFP100
14 x 14 mm
■ Up to 6 timers
– Up to three 16-bit timers, each with up to 4
IC/OC/PWM or pulse counter
– 2 watchdog timers (Independent and
Window)
– SysTick timer: 24-bit downcounter
■ Up to 7 communication interfaces
– Up to 2 x I2C interfaces (SMBus/PMBus)
– Up to 3 USARTs (ISO 7816 interface, LIN,
IrDA capability, modem control)
– Up to 2 SPIs (18 Mbit/s)
■ ECOPACK® packages
Table 1. Device summary
Reference
Root part number
STM32F101x6
STM32F101x8
STM32F101xB
STM32F101C6, STM32F101R6,
STM32F101T6
STM32F101C8, STM32F101R8
STM32F101V8, STM32F101T8
STM32F101RB, STM32F101VB,
STM32F101CB
March 2008
Rev 6
1/74
www.st.com
1