STLVD210 Datasheet, PDF (1/9 Pages) STMicroelectronics – DIFFERENTIAL LVDS CLOCK DRIVER

STLVD210
DIFFERENTIAL LVDS CLOCK DRIVER
s 100ps PART-TO-PART SKEW
s 50ps BANK SKEW
s DIFFERENTIAL DESIGN
s MEETS LVDS SPEC. FOR DRIVER
OUTPUTS AND RECEIVER INPUTS
s REFERENCE VOLTAGE AVAILABLE
OUTPUT V_BB
s LOW VOLTAGE V_CC RANGE OF 2.375V TO
2.625V
s HIGH SIGNALLING RATE CAPABILITY
(EXCEEDS 700MHz)
s SUPPORT OPEN, SHORT, AND
TERMINATED INPUT FAIL-SAFE (LOW
OUTPUT STATE)
s PROGRAMMABLE DRIVERS POWER OFF
CONTROL
TQFP32
DESCRIPTION
The STLVD210 is a low skew programmable
1-to-5 dual differential LVDS driver, designed with
clock distribution in mind. The LVDS input signals
can be either differential or single-ended if the
VBB output is used.
The STLVD210 is provided with a 11 bit shift
register with a serial in and a Control Register.
The purpose is to enable or power off each output
clock channel and to select the clock input. The
STLVD210 is specifically designed, modelled and
produced with low skew as the key goal. Optimal
design and layout serve to minimize gate to gate
skew within a device. The net result is a
dependable guaranteed low skew device.
The STLVD210 can be used for high performance
clock distribution in 2.5V systems with LVDS
levels. Designers can be take advantage of the
device’s performance to distribute low skew
clocks across the backplane or the board.
ORDERING CODES
Type
STLVD210BF
STLVD210BFR
Temperature
Range
-40 to 85 °C
-40 to 85 °C
Package
TQFP32 (Tray)
TQFP32 (Tape & Reel)
Comments
250 parts per Tray
2400 parts per reel
December 2002
1/9