STG4210 Datasheet, PDF (1/21 Pages) STMicroelectronics – Low voltage 1 Ω dual SPST analog switch

STG4210
Low voltage 1 Ω dual SPST analog switch
Features
■ Ultra low power dissipation:
I_CC = 0.2 μA (max.) at T_A = 85 °C
■ R_PEAK = 1.30 Ω max (T_A = 25 °C)
) at V_CC = 4.3 V
t(s ^{■ Wide operating voltage range:}
c V_CC (opr) = 1.65 to 4.3 V single supply
du ^{■ 4.3 V tolerant and 1.8 V compatible threshold}
ro ^{) on digital control input at VCC = 1.65 to 4.3 V}
P _t(s ^{■ Typical bandwidth (-3 dB) at 58 MHz}
te ^{c ■ Latch-up performance exceeds 100 mA per}
le ^{u JESD 78, Class II}
so ^{rod ■ ESD performance exceeds JESD22}
O_O^b_b^s_s^o_o^l_l^e_e^t_t^ee ^{PPrroodduucctt((ss)) -- OObbsolete P 2000-V human body model (A114-A)}
QFN10L (1.8 x 1.4 mm)
Description
The STG4210 is a high-speed CMOS low voltage
dual analog SPST (single pole single throw)
switch fabricated in silicon gate C²MOS
technology.
The STG4210 is designed to operate from 1.65 to
4.3 V, making this device ideal for portable
applications. The SELn inputs are provided to
control the switch operation. The switch Sn is “on”
(connected to common ports Dn) when the SELn
input is held high and “off” (high impedance state
exists between the two ports) when SELn is held
low.
Additional key features are fast switching speed
and ultra low power consumption. All inputs and
outputs are equipped with protection circuits
against static discharge, giving them ESD
immunity and transient excess voltage.
Table 1. Device summary
Order code
STG4210QTR
Package
QFN10L (1.8 x 1.4 mm)
Packaging
Tape and reel
August 2008
Rev 1
1/21
www.st.com
21