|
STD2000 Datasheet, PDF (1/11 Pages) STMicroelectronics – Single-Chip Worldwide iDTV Processor | |||
|
®
STD2000
Single-Chip Worldwide iDTV Processor
DATABRIEF
SD/HD Digital
Video
SD/ID Analog
Video
Dual DDEC
3D Comb
HD Video Display Pipeline (TNR, DEI, Scaling, IQI)
ID Video Display Pipeline (TNR, DEI, Scaling, IQI)
Graphics
ST Bus On-Chip Interconnect
H/V SRC
VBI DMA
Digital
Encoder
Display
LCD
PDP
DLP
CRT
Peripherals
VCR
DVD
Recorder
Digital
Audio In
MPEG-2
Audio & Video
Dual
Transport
Demux
Video
Decoder
MPEG-2
MP@HL
MP@MLx2
Audio DSP
MPEG 1&2
MP3
Dolby
Digital
Decoder
Dual C.I. / One CableCardâ¢
DDR SDRAM
â Dual-Channel High Definition Video
Processor
â Up to 12-bit Video Processing
â 3D Digital Luma/Chroma Noise Reduction
â 3D Motion Adaptive Pixel-based Advanced
Deinterlacing with Diagonal Compensation
Contour Sensitive De-interlacing CSDiâ¢
â Flexible H/V Scaling Engine with Multi Window
management capabilities
â Image Quality Improvement Engine for crystal
clear and crisp pictures
â Dual Digital Chroma Decoder
(PAL/SECAM/NTSC) with 3D/2D Comb Filter
and Dual VBI Data Slicer
â Powerful 32-bit RISC ST40 CPU (266 MHz,
480 MIPS)
â Dual Transport Stream Demux with DES, DVB
and Multi2 Descrambler
January 2006
ST40 CPU
266 MHz
480 MIPS
16K - I, 32K-D
Gamma
2D Graphics
Chassis
Control
TimeBase
Clock
Generator
NOR Flash
Digital
Audio Out
â Dual DVB-CI/one CableCARD⢠interface
â MP@ML Dual Channel or MP@HL Single
Channel MPEG-2 Video decoder
â 24-bit audio DSP Core, MPEG-1 (Layers 1, 2 &
3), MPEG2, Dolby® Digital Decoder
â Gamma 2D Graphics Engine for Middleware
graphics and On-Screen Display
â Auxiliary Video/Graphics Sub-System for
Monitor output
â Exhaustive set of peripherals for DTV
Chassis Control
â DDR333 Unified Memory Interface (LMI)
â Programmable External Memory Interface
(EMI)
â CRT and Flat Panel Display Video Outputs
â 27 MHz Crystal Oscillator
Rev. 2
1/11
|
▷ |