ST22N256 Datasheet, PDF (1/8 Pages) STMicroelectronics – Smartcard 32-Bit RISC MCU with 256 Kbytes EEPROM Javacard HW Execution & Cryptographic Library

ST22N256
Smartcard 32-Bit RISC MCU with 256 Kbytes EEPROM
Javacard™ HW Execution & Cryptographic Library
DATA BRIEF
PRODUCT FEATURES
I 32-BIT RISC CPU WITH 24-BIT LINEAR
MEMORY ADDRESSING
I 368 KBYTES USER ROM
I 16 KBYTES USER RAM
I 256K KBYTES USER EEPROM
32-BIT RISC CPU
I DUAL INSTRUCTION SET, JAVACARD™
AND NATIVE
I 4-STAGE PIPELINE
I 16 GENERAL PURPOSE 32-BIT REGISTERS,
AND SPECIAL REGISTERS
I 4 MASKABLE INTERRUPT LEVELS
I SUPERVISOR AND USER MODES
SECURITY
I CPU SECURITY INSTRUCTIONS
– DES and 3DES instructions
– Fast Multiply and Accumulate instructions for
Public Key and Elliptic Curve Cryptography
– CRC instruction
I RANDOM NUMBER GENERATOR
I EEPROM FLASH PROGRAMMING MODE
I CLOCK AND POWER MANAGEMENT
I VOLTAGE AND CLOCK FREQUENCY
SENSORS
I ADVANCED MEMORY PROTECTION
– Memory Protection Unit for application
firewalling and peripheral access control
– Domain switching securely controlled by
protected Context Stack
– Native/Java, Code/Data memory attributes
with 128-byte granularity
I FOUR WORKING STACKS
– Java stack with both 16 and 32-bit accesses
– User and Supervisor mode stacks
– Security Context stack
Figure 1. Delivery Form
Micromodule
Wafer
CRYPTOGRAPHIC LIBRARY
I ASYMMETRICAL ALGORITHMS
– Software Crypto libraries in separate ROM
area for efficient algorithm coding using a set
of advanced functions. RSA, signature/
verification.
– RSA key calculation including Prime number
generation SHA-1
I SYMMETRICAL ALGORITHMS
– DES, Triple DES, AES
CRYPTOGRAPHY PERFORMANCE
The following table provides the cryptographic
performances of the ST22N256 based on ST
Crypto Library.
Table 1. Preliminary Cryptographic
Performances
Algorithm
RSA
1024 bits
RSA
2048 bits
DES
SHA-1
AES-128
Function
Signature with CRT
Signature without CRT⁽²⁾
Verification (e=0x10001)
Signature with CRT
Signature without CRT
Verification (e=0x10001)
Triple
Single
512-bit Block
Encryption including subkey
computation
Time⁽¹⁾
79.0 ms
242.0 ms
3.6 ms
485.0 ms
1.7 s
11.0 ms
18 µs
8 µs
194 µs
85 µs
1. Internal clock at 33 MHz
2. CRT: Chinese Reminder Theorem
June 2004
For further information contact your local ST sales office.
1/8
8