M74HCT164 Datasheet, PDF (1/11 Pages) STMicroelectronics – 8 BIT SIPO SHIFT REGISTER

M74HCT164
8 BIT SIPO SHIFT REGISTER
s HIGH SPEED:
t_PD = 24 ns (TYP.) at V_CC = 4.5V
s LOW POWER DISSIPATION:
I_CC = 4µA(MAX.) at T_A=25°C
s COMPATIBLE WITH TTL OUTPUTS :
V_IH = 2V (MIN.) V_IL = 0.8V (MAX)
s BALANCED PROPAGATION DELAYS:
t_PLH ≅ t_PHL
s SYMMETRICAL OUTPUT IMPEDANCE:
|I_OH| = I_OL = 4mA (MIN)
s PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 164
DESCRIPTION
The M74HCT164 is an high speed CMOS 8 BIT
SIPO SHIFT REGISTER fabricated with silicon
gate C²MOS technology.
The 74HCT164 is an 8 bit shift register with serial
data entry and an output from each of the eight
stages. Data is entered serially through one of two
inputs (A or B), either of these inputs can be used
as an active high enable for data entry through the
other input. An unused input must be high, or both
inputs connected together. Each low-to-high
transition on the clock inputs shifts data one place
to the right and enters into QA, the logic NAND of
DIP
SOP
TSSOP
ORDER CODES
PACKAGE
TUBE
T&R
DIP
SOP
TSSOP
M74HCT164B1R
M74HCT164M1R M74HCT164RM13TR
M74HCT164TTR
the two data inputs (A x B), the data that existed
before the rising clock edge. A low level on the
clear input overrides all other inputs and clears the
register asynchronously, forcing all Q outputs low.
The M74HCT164 is designed to directly interface
HSC²MOS systems with TTL and NMOS
components.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
July 2001
1/11