M74HCT10 Datasheet, PDF (1/8 Pages) STMicroelectronics – TRIPLE 3-INPUT NAND GATE

M74HCT10
TRIPLE 3-INPUT NAND GATE
s HIGH SPEED:
t_PD = 14ns (TYP.) at V_CC = 4.5V
s LOW POWER DISSIPATION:
I_CC = 1µA(MAX.) at T_A=25°C
s COMPATIBLE WITH TTL OUTPUTS :
V_IH = 2V (MIN.) V_IL = 0.8V (MAX)
s BALANCED PROPAGATION DELAYS:
t_PLH ≅ t_PHL
s SYMMETRICAL OUTPUT IMPEDANCE:
|I_OH| = I_OL = 4mA (MIN)
s PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 10
DESCRIPTION
The M74HCT10 is an high speed CMOS TRIPLE
3-INPUT NAND GATE fabricated with silicon gate
C²MOS technology.
The internal circuit is composed of 3 stages
including buffer output, which enables high noise
immunity and stable output.
DIP
SOP
TSSOP
ORDER CODES
PACKAGE
TUBE
DIP
SOP
TSSOP
M74HCT10B1R
M74HCT10M1R
T&R
M74HCT10RM13TR
M74HCT10TTR
The M74HCT10 is designed to directly interface
HSC²MOS systems with TTL and NMOS
components.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
August 2001
1/8