M74HC646 Datasheet, PDF(1/12 Page) STMicroelectronics – HC648 OCTAL BUS TRANSCEIVER/REGISTER 3-STATE, INV. HC646 OCTAL BUS TRANSCEIVER/REGISTER 3-STATE

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

M74HC646 Datasheet, PDF (1/12 Pages) STMicroelectronics – HC648 OCTAL BUS TRANSCEIVER/REGISTER 3-STATE, INV. HC646 OCTAL BUS TRANSCEIVER/REGISTER 3-STATE

M74HC646

M74HC648

HC646 OCTAL BUS TRANSCEIVER/REGISTER (3-STATE)

HC648 OCTAL BUS TRANSCEIVER/REGISTER (3-STATE, INV.)

. HIGH SPEED

fMAX = 73 MHz (TYP.) AT VCC = 5 V

. LOW POWER DISSIPATION

ICC = 4 ÂµA (MAX.) AT TA = 25 Â°C

. HIGH NOISE IMMUNITY

VNIH = VNIL = 28 % VCC (MIN.)

. OUTPUT DRIVE CAPABILITY

15 LSTTL LOADS

. SYMMETRICAL OUTPUT IMPEDANCE

ï£¦IOHï£¦= IOL = 6 mA (MIN.)

. BALANCED PROPAGATION DELAYS

tPLH = tPHL

. WIDE OPERATING VOLTAGE RANGE

VCC (OPR) = 2 V TO 6 V

. PIN AND FUNCTION COMPATIBLE

WITH 54/74LS646/648

B1R

(Plastic Package)

M1R

(Micro Package)

ORDER CODES :

M74HCXXXM1R M74HCXXXB1R

DESCRIPTION

The M74HC646/648 are high speed CMOS OCTAL

BUS TRANSCEIVERS AND REGISTERS, (3-

STATE) fabricated in silicon gate C2MOS technol-

ogy. They have the same high speed performance

of LSTTL combined with true CMOS low power con-

sumption.

These devices consist of bus transceiver circuits

with 3-state output, D-type flip-flops, and control cir-

cuitry arranged for multiplexed transmission of data

directly from the input bus or from the internal reg-

isters. Data on the A or B bus will be clocked into the

registers on the low-to-high transition of the appro-

priate clock pin (Clock AB - or Clock BA). Enable (G)

and direction (DIR) pins are provided to control the

transceiver functions. In the transceiver mode, data

present at the high-impedance port may be stored

in either register or in both.

The select controls (Select AB select BA) can multi-

plex stored and real-time (transparent mode) data.

The direction control determines which bus will re-

ceive data when enable G is active (low).

In the isolation mode (enable G high), âAâ data may

be stored in one register and/or âBâ data may be

stored in the other register. When an output function

is disabled, the input function is still enabled and

may be used to store and transmit data. Only one

of the two buses, A or B, may be driven at a time.

All inputs are equipped with protection circuits

PIN CONNECTIONS (top view)

INPUT AND OUTPUT EQUIVALENT CIRCUIT

GAB, GAB, CAB,

A, B

SAB, SBA, CBA

October 1993

1/12

▷