M74HC279 Datasheet, PDF (1/10 Pages) STMicroelectronics – QUAD S - R LATCH

M74HC279
QUAD S - R LATCH
s HIGH SPEED:
t_PD = 13ns (TYP.) at V_CC = 6V
s LOW POWER DISSIPATION:
I_CC =2µA(MAX.) at T_A=25°C
s HIGH NOISE IMMUNITY:
V_NIH = V_NIL = 28 % V_CC (MIN.)
s SYMMETRICAL OUTPUT IMPEDANCE:
|I_OH| = I_OL = 4mA (MIN)
s BALANCED PROPAGATION DELAYS:
t_PLH ≅ t_PHL
s WIDE OPERATING VOLTAGE RANGE:
V_CC (OPR) = 2V to 6V
s PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 279
DESCRIPTION
The M74HC279 is an high speed CMOS QUAD
S - R LATCH fabricated with silicon gate C²MOS
technology.
DIP
SOP
TSSOP
ORDER CODES
PACKAGE
TUBE
DIP
SOP
TSSOP
M74HC279B1R
M74HC279M1R
T&R
M74HC279RM13TR
M74HC279TTR
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
August 2001
1/10