M68Z128W Datasheet, PDF (1/12 Pages) STMicroelectronics – 3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable

M68Z128W
3V, 1 Mbit (128Kb x8) Low Power SRAM with Output Enable
s LOW VOLTAGE: 3.0V (+0.6V / –0.3V)
s 128Kb x 8 LOW POWER SRAM with OUTPUT
ENABLE
s EQUAL CYCLE and ACCESS TIMES: 70ns
s LOW V_CC DATA RETENTION: 1.4V
s TRI-STATE COMMON I/O
s LOW ACTIVE and STANDBY POWER
s INTENDED for USE with ST ZEROPOWER^®
and TIMEKEEPER^® CONTROLLERS
DESCRIPTION
The M68Z128W is a 1 Mbit (1,048,576 bit) Fast
CMOS SRAM, organized as 131,072 words by 8
bits. The device features fully static operation re-
quiring no external clocks or timing strobes, with
equal address access and cycle times. It requires
a single 3.0V (+0.6V / –0.3V) supply, and all inputs
and outputs are TTL compatible. This device has
an automatic power-down feature, reducing the
power consumption by over 99% when deselect-
ed. The M68Z128W is available in the standard
450mil-wide TSOP type 1 package.
TSOP32 (N)
8 x 20mm
Figure 1. Logic Diagram
VCC
Table 1. Signal Names
A0-A16
Address Inputs
DQ0-DQ7
Data Input/Output
E1
Chip Enable 1
E2
Chip Enable 2
G
Output Enable
W
Write Enable
V_CC
Supply Voltage
V_SS
Ground
NC
Not Connected Internally
17
A0-A16
8
DQ0-DQ7
W
M68Z128W
E1
E2
G
VSS
AI01878B
March 2000
1/12