M54HC393_04 Datasheet, PDF (1/12 Pages) STMicroelectronics – RAD-HARD DUAL BINARY COUNTER

M54HC393
RAD-HARD DUAL BINARY COUNTER
s HIGH SPEED:
f_MAX = 79 MHz (TYP.) at V_CC = 6V
s LOW POWER DISSIPATION:
I_CC =4µA(MAX.) at T_A=25°C
s HIGH NOISE IMMUNITY:
V_NIH = V_NIL = 28% V_CC (MIN.)
s SYMMETRICAL OUTPUT IMPEDANCE:
|I_OH| = I_OL = 4mA (MIN)
s BALANCED PROPAGATION DELAYS:
t_PLH ≅ t_PHL
s WIDE OPERATING VOLTAGE RANGE:
V_CC (OPR) = 2V to 6V
s PIN AND FUNCTION COMPATIBLE WITH
54 SERIES 393
s SPACE GRADE-1: ESA SCC QUALIFIED
s 50 krad QUALIFIED, 100 krad AVAILABLE ON
REQUEST
s NO SEL UNDER HIGH LET HEAVY IONS
IRRADIATION
s DEVICE FULLY COMPLIANT WITH
SCC-9204-074
DESCRIPTION
The M54HC393 is an high speed CMOS DUAL
BINARY COUNTER fabricated with silicon gate
C²MOS technology.
This counter circuit contains independent ripple
carry counters and two 4-bit ripple carry binary
DILC-14
FPC-14
ORDER CODES
PACKAGE
FM
DILC
FPC
M54HC14D
M54HC14K
EM
M54HC14D1
M54HC14K1
counters, which can be cascaded to create a
single divide by 256 counter.
Each 4-bit counter is increases during the high to
low transition (negative edge) of the clock input,
and each has an independent clear input. When
CLEAR is set to low, all four bits of each counter
are set to a low level. This enables count
truncation and allows the implementation of divide
by N counter configurations.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
PIN CONNECTION
May 2004
Rev. 1
1/12