M54HC273 Datasheet, PDF (1/11 Pages) STMicroelectronics – OCTAL D TYPE FLIP FLOP WITH CLEAR

M54HC273
M74HC273
OCTAL D TYPE FLIP FLOP WITH CLEAR
. HIGH SPEED
fMAX = 67 MHz (TYP.) AT VCC = 5 V
. LOW POWER DISSIPATION
I_CC = 4 µA (MAX.) AT T_A = 25 °C
. HIGH NOISE IMMUNITY
VNIH = VNIL = 28 % VCC (MIN.)
. OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
. SYMMETRICAL OUTPUT IMPEDANCE
IOH = IOL = 4 mA (MIN.)
. BALANCED PROPAGATION DELAYS
t_PLH = t_PHL
. WIDE OPERATING VOLTAGE RANGE
VCC (OPR) = 2 V TO 6 V
. PIN AND FUNCTION COMPATIBLE WITH
54/74LS273
DESCRIPTION
B1R
(Plastic Package)
F1R
(Ceramic Package)
M 1R
(Micro Package)
C1R
(Chip Carrier)
ORDER CODES :
M 54HC 27 3F 1R
M 74H C2 73 M1 R
M 74HC 27 3B 1R
M 74H C2 73 C1 R
The M54/74HC273 is a high speed CMOS OCTAL
D-TYPE FLIP FLOP WITH CLEAR fabricated in sili-
con gate C²MOS technology. It has the same high
speed performance of LSTTL combined with true
CMOS low power consumption.
Information signals applied to D inputs are trans-
ferred to the Q outputs on the positive-going edge
of the clock pulse.
When the CLEAR input is held low, the Q output are
in the low logic level independent of the other inputs.
All inputs are equipped with protection circuits
against static discharge and transient excess volt-
age.
PIN CONNECTIONS (top view)
INPUT AND OUTPUT EQUIVALENT CIRCUIT
October 1992
NC =
No Internal
Connection
1/11