74LVQ86 Datasheet, PDF (1/8 Pages) STMicroelectronics – QUAD EXCLUSIVE OR GATE

®
74LVQ86
QUAD EXCLUSIVE OR GATE
s HIGH SPEED: t_PD = 5.5 ns (TYP.) at V_CC = 3.3V
s COMPATIBLE WITH TTL OUTPUTS
s LOW POWER DISSIPATION:
I_CC = 2 µA (MAX.) at T_A = 25 ^oC
s LOW NOISE:
V_OLP = 0.3 V (TYP.) at V_CC = 3.3V
s 75Ω TRANSMISSION LINE DRIVING
CAPABILITY
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 12 mA (MIN)
s PCI BUS LEVELS GUARANTEED AT 24mA
s BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
s OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 3.6V (1.2V Data Retention)
s PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 86
s IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The LVQ86 is a low voltage CMOS QUAD
EXCLUSIVE OR GATE fabricated with
M
(Micro Package)
T
(TSSOP Package)
ORDER CODES :
74LVQ86M
74LVQ86T
sub-micron silicon gate and double-layer metal
wiring C²MOS technology. It is ideal for low
power and low noise 3.3V applications.
It has better speed performance at 3.3V than 5V
LS-TTL family combined with the true CMOS low
power consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
February 1999
1/8