74ACT125 Datasheet, PDF (1/8 Pages) STMicroelectronics – QUAD BUS BUFFERS 3-STATE

74ACT125
QUAD BUS BUFFERS (3-STATE)
s HIGH SPEED: t_PD = 6.5 ns (TYP.) at V_CC = 5V
s LOW POWER DISSIPATION:
I_CC = 8 µA (MAX.) at T_A = 25 ^oC
s COMPATIBLE WITH TTL OUTPUTS
V_IH = 2V (MIN), V_IL = 0.8V (MAX)
s 50Ω TRANSMISSION LINE DRIVING
CAPABILITY
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24 mA (MIN)
s BALANCED PROPAGATION DELAYS:
t_PLH ≅ t_PHL
s OPERATING VOLTAGE RANGE:
VCC (OPR) = 4.5V to 5.5V
s PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 125
s IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The ACT125 is an high-speed CMOS QUAD BUS
BUFFERS fabricated with sub-micron silicon gate
and double-layer metal wiring C²MOS
technology. It is ideal for low power applications
maintaining high speed operation similar to
PRELIMINARY DATA
B
M
(Plastic Package)
(Micro Package)
ORDER CODES :
74ACT125B
74ACT125M
equivalent Bipolar Schottky TTL.
These devices require the same 3-STATE control
input G to be taken high to make the output go in
to the high impedance state.
The device is designed to interface directly High
Speed CMOS systems with TTL, NMOS and
CMOS output voltage levels.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
May 1997
1/8