 English |
|
|
|
|
|
|
|
| 74ACT00_01 Datasheet, PDF (1/8 Pages) STMicroelectronics – QUAD 2-INPUT NAND GATE | |||
| |||
|
74ACT00
QUAD 2-INPUT NAND GATE
s HIGH SPEED: tPD = 4.5ns (TYP.) at VCC = 5V
s LOW POWER DISSIPATION:
ICC = 2µA(MAX.) at TA=25°C
s COMPATIBLE WITH TTL OUTPUTS
VIH = 2V (MIN.), VIL = 0.8V (MAX.)
s 50⦠TRANSMISSION LINE DRIVING
CAPABILITY
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24mA (MIN)
s BALANCED PROPAGATION DELAYS:
tPLH â
tPHL
s OPERATING VOLTAGE RANGE:
VCC (OPR) = 4.5V to 5.5V
s PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 00
s IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The 74ACT00 is an advanced high-speed CMOS
QUAD 2-INPUT NAND GATE fabricated with
sub-micron silicon gate and double-layer metal
wiring C2MOS tecnology.
The internal circuit is composed of 3 stages
including buffer output, which enables high noise
DIP
SOP
TSSOP
ORDER CODES
PACKAGE
DIP
SOP
TSSOP
TUBE
74ACT00B
74ACT00M
T&R
74ACT00MTR
74ACT00TTR
immunity and stable output.
The device is designed to interface directly High
Speed CMOS systems with TTL, NMOS and
CMOS output voltage levels.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
April 2001
1/8
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese