 English |
|
|
|
|
|
|
|
| 74AC257 Datasheet, PDF (1/11 Pages) STMicroelectronics – QUAD 2 CHANNEL MULTIPLEXER 3-STATE | |||
| |||
|
74AC257
QUAD 2 CHANNEL MULTIPLEXER (3-STATE)
s HIGH SPEED: tPD = 4.5ns (TYP.) at VCC = 5V
s LOW POWER DISSIPATION:
ICC = 4µA(MAX.) at TA=25°C
s HIGH NOISE IMMUNITY:
VNIH = VNIL = 28 % VCC (MIN.)
s 50⦠TRANSMISSION LINE DRIVING
CAPABILITY
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24mA (MIN)
s BALANCED PROPAGATION DELAYS:
tPLH â
tPHL
s OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 6V
s PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 257
s IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The 74AC257 is an advanced high-speed CMOS
QUAD 2-CHANNEL MULTIPLEXER (3-STATE)
fabricated with sub-micron silicon gate and
double-layer metal wiring C2MOS tecnology.
It is composed of four independent 2-channel
multiplexer with common SELECT and ENABLE
(OE) inputs. It is a non-inverting multiplexer. When
the OE input is held HIGH,all the output become in
DIP
SOP
TSSOP
ORDER CODES
PACKAGE
DIP
SOP
TSSOP
TUBE
74AC257B
74AC257M
T&R
74AC257MTR
74AC257TTR
high impedance state. If SELECT input is held
LOW, "A" data is selected, when SELECT input is
held HIGH, "B" data is chosen.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
April 2001
1/11
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese