54VCXH162373 Datasheet, PDF (1/17 Pages) STMicroelectronics – Rad hard low voltage CMOS 16-bit D-type latch (3-state) with 3.6V tolerant inputs and outputs

54VCXH162373
Rad hard low voltage CMOS 16-bit D-type latch (3-state)
with 3.6V tolerant inputs and outputs
Features
■ 1.65 to 3.6V inputs and outputs
■ High speed:
– t_PD = 3.3ns (Max) at V_CC = 3.0 to 3.6V
– t_PD = 4.5ns (Max) at V_CC = 2.3 to 2.7V
■ Symmetrical impedance outputs:
– |I_OH| = I_OL = 12mA (Min) at V_CC = 3.0V
– |I_OH| = I_OL = 8mA (Min) at V_CC = 2.3V
■ Power down protection on inputs and outputs
■ 26Ω serie resistors in outputs
■ Operating voltage range:
– V_CC(Opr) = 1.65V to 3.6V
■ Pin and function compatible with 54 SERIES
HR162373
■ Bus hold provided on both sides
■ Cold spare function
■ Latch-up performance exceeds
300mA (JESD 17)
■ ESD performance:
– HBM > 2000V
(MIL STD 883 method 3015); MM > 200V
■ 300KRad Mil1019.6 Condition A, (RHA QML
qualification extension undergone)
■ No SEL, no SEU under 72 Mev/cm2/mg LET
heavy ions irradiation
■ QML qualified product
■ Device fully compliant with
DSCC SMD 5962-05211
Flat-48
Description
The 54VCXH162373 is a low voltage CMOS 16
bit d-type latch with 3 state outputs non inverting
fabricated with sub-micron silicon gate and five-
layer metal wiring C²MOS technology. It is ideal
for low power and very high speed 1.65 to 3.6V
applications; it can be interfaced to 3.6V signal
environment for both inputs and outputs.
These 16 bit D-TYPE latches are bite controlled
by two latch enable inputs (nLE) and two output
enable inputs (OE).
While the nLE input is held at a high level, the nQ
outputs will follow the data input precisely.
When the nLE is taken low, the nQ outputs will be
in a normal logic state (high or low logic level) and
while high level the outputs will be in a high
impedance state. Bus hold on data inputs is
provided in order to eliminate the need for
external pull-up or pull-down resistor. The device
circuits is including 26Ω series resistance in the
outputs. These resistors permit to reduce line
noise in high speed applications.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
July 2007
Rev 4
1/17
www.st.com
17