English
Language : 

54VCXH162244_07 Datasheet, PDF (1/17 Pages) STMicroelectronics – Low voltage CMOS 16-bit bus buffer (3-state inverter) with 3.6V tolerant inputs and outputs
54VCXH162244
Low voltage CMOS 16-bit bus buffer (3-state inverter)
with 3.6V tolerant inputs and outputs
Features
■ 1.65 to 3.6V inputs and outputs
■ High speed:
– tPD = 3.4ns at VCC = 3.0 to 3.6V
– tPD = 3.8ns at VCC = 2.3 to 2.7V
■ Power down protection on inputs and outputs
■ Symmetrical output impedance:
– |IOH| = IOL = 12mA (Min) at VCC = 3.0V
– |IOH| = IOL = 8mA (Min) at VCC = 2.3V
■ 26Ω serie resistors in outputs
■ Operating voltage range:
– VCC(Opr) = 1.65V to 3.6V
■ Pin and function compatible with 54 SERIES
H162244
■ Bus hold provided on data inputs
■ Cold spare function
■ Latch-up performance exceeds
300mA (JESD 17)
■ ESD performance:
– HBM > 2000V
(MIL STD 883 method 3015); MM > 200V
■ 300KRad Mil1019.6 Condition A, (RHA QML
qualification extension undergone)
■ No SEL, no SEU under 72 Mev/cm2/mg LET
heavy ions irradiation
■ QML qualified product
■ SMD 5962-05210
Flat-48
Description
The 54VCXH162244 is a low voltage CMOS 16
bit bus buffer (non inverted) fabricated with sub-
micron silicon gate and five-layer metal wiring
C2MOS technology. It is ideal for low power and
very high speed 1.65 to 3.6V applications; it can
be interfaced to 3.6V signal environment for both
inputs and outputs.
Any nG output control governs four BUS buffers.
Output Enable input (nG) tied together gives full
16-bit operation.
When nG is low, the outputs are on. When nG is
HIGH, the output are in high impedance state.
This device is designed to be used with 3 state
memory address drivers, etc. Bus hold on data
inputs is provided in order to eliminate the need
for external pull-up or pull-down resistor.
The device circuits is including 26Ω series
resistance in the outputs. These resistors permit
to reduce line noise in high speed applications.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
July 2007
Rev 5
1/17
www.st.com
17