 English |
|
|
|
|
|
|
|
| SST39LF512_10 Datasheet, PDF (11/24 Pages) Silicon Storage Technology, Inc – 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash | |||
| |||
| ◁ |
512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040
SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040
Data Sheet
INTERNAL PROGRAM OPERATION STARTS
TBP
ADDRESS AMS-0
5555
2AAA
5555
ADDR
TAH
TCP
TDH
CE#
TAS
TCPH
TDS
OE#
TCH
WE#
TCS
DQ7-0
AA
55
A0
DATA
Note:
SW0
SW1
SW2
BYTE
(ADDR/DATA)
AMS = Most significant address
AMS = A15 for SST39LF/VF512, A16 for SST39LF/VF010,
A17 for SST39LF/VF020 and A18 for SST39LF/VF040
FIGURE 8: CE# Controlled Program Cycle Timing Diagram
1150 F05.0
ADDRESS AMS-0
CE#
OE#
WE#
TCE
TOEH
TOE
DQ7
D
D#
D#
Note:
AMS = Most significant address
AMS = A15 for SST39LF/VF512, A16 for SST39LF/VF010,
A17 for SST39LF/VF020 and A18 for SST39LF/VF040
FIGURE 9: Data# Polling Timing Diagram
TOES
D
1150 F06.0
©2010 Silicon Storage Technology, Inc.
11
S71150-14-000
01/10
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese