SS6383B Datasheet, PDF (1/8 Pages) Silicon Standard Corp. – 3A DDR Termination Regulator

SS6383B(G)
3A DDR Termination Regulator
FEATURES
DESCRIPTION
Source and sink current capability of 3A
Low output voltage offset, ±20mV
High accuracy output voltage at full-load
The SS6383B linear regulator is designed to
provide 3A source and sink current while
regulating an output voltage to within 45mV.
VOUT adjustable by external resistors
Low external component count
Current limit protection
Thermal protection
SO-8, TO-252-5 and TO-263-5 packages
APPLICATIONS
Mother Boards
Graphic Cards
DDR Termination Voltage Supply - supports
DDR1 (1.25VTT), DDR2 (0.9VTT), and meets
JEDEC SSTL-2 and SSTL-3 term. specifications
The SS6383B converts voltage supplies ranging
from 1.6V to 6V into an output voltage that
is set by two external voltage-divider resistors.
It provides an excellent voltage source for
active termination schemes for high-speed
transmission lines such as those seen in high-
speed memory buses.
The built-in current-limiting in source and sink
mode, together with thermal shutdown, provides
maximum protection to the SS6383B against
fault conditions.
TYPICAL APPLICATION CIRCUIT
V_IN=2.5V
+
C_IN
470µF
1 _VIN
2 _GND
5
VOUT
V_CNTL=3.3V
3 _VCNTL
4
VREF
+
SS6383BCE5
C_CNTL
47µF
R1
100K
C_OUT
220µF
V_OUT
+
C1 ^R2
100K
EN
100pF
SSM7002EN
This device is available with Pb-free lead finish (second-level interconnect) as SS6383BGxx
11/07/2004 Rev.2.01
www.SiliconStandard.com
1 of 8