S29WS128J Datasheet, PDF (90/98 Pages) SPANSION – 128/64 Megabit (8/4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory

Data Sheet
V_ID
V_IH
RESET#
SA, A6,
A1, A0
Data
CE#
WE#
Valid*
Sector Protect/Unprotect
60h
60h
1 µs
Sector Protect: 150 µs
Sector Unprotect: 1.5 ms
Valid*
Verify
40h
Valid*
Status
OE#
1RWH )RU VHFWRU SURWHFW $  $  $  )RU VHFWRU XQSURWHFW $  $  $ 
Figure 34. Sector/Sector Block Protect and Unprotect Timing Diagram
Address boundary occurs every 64 words, beginning at address
00003Fh: 00007Fh, 0000BFh, etc.) Address 000000h is also a boundary crossing.
CLK
Address (hex)
C60
C61
C62 C63
C63
C63
C63
C64
C65
C66
3C
3D
3E
3F
3F
3F
3F
40
41
42
AVD# (stays high)
RDY(1)
RDY(2)
t_RACC
t_RACC
latency
latency
t_RACC
t_RACC
Data
D60
D61
D62
D63
D63
D64
D65 D66
OE#,
CE#f
(stays low)
1RWHV
 5'< DFWLYH ZLWK GDWD $  LQ WKH &RQILJXUDWLRQ 5HJLVWHU
 5'< DFWLYH RQH FORFN F\FOH EHIRUH GDWD $  LQ WKH &RQILJXUDWLRQ 5HJLVWHU
 &[[ LQGLFDWHV WKH FORFN WKDW WULJJHUV '[[ RQ WKH RXWSXWV IRU H[DPSOH & WULJJHUV ' )LJXUH VKRZV WKH GHYLFH QRW
FURVVLQJ D EDQN LQ WKH SURFHVV RI SHUIRUPLQJ DQ HUDVH RU SURJUDP
 ,I WKH VWDUWLQJ DGGUHVV ODWFKHG LQ LV HLWKHU (K RU )K RU VRPH  PXOWLSOH RI HLWKHU WKHUH LV QR DGGLWLRQDO  F\FOH ODWHQF\
DW WKH ERXQGDU\ FURVVLQJ
Figure 35. Latency with Boundary Crossing
90
S29WS128J/064J
S29WS-J_00_A4 June 24, 2005