AM49PDL127AH Datasheet, PDF (7/82 Pages) SPANSION – 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 16 Mbit (1 M x 16-Bit) CMOS Pseudo Static RAM

ADVANCE INFORMATION
TABLE OF CONTENTS
Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 7
MCP Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . 7
Connection Diagram–PDL129 . . . . . . . . . . . . . . . . 8
Special Package Handling Instructions .................................... 8
Connection Diagram–PDL127 . . . . . . . . . . . . . . . . 9
Special Package Handling Instructions .................................... 9
Ordering Information . . . . . . . . . . . . . . . . . . . . . . 11
MCP Device Bus Operations . . . . . . . . . . . . . . . . 11
Requirements for Reading Array Data ................................... 12
Random Read (Non-Page Read) ........................................ 13
Page Mode Read ................................................................ 13
Table 2. Page Select .......................................................................13
Simultaneous Operation ......................................................... 13
Table 3. Bank Select (PDL129H) ....................................................13
Table 4. Bank Select (PDL127H) ....................................................13
Writing Commands/Command Sequences ............................ 13
Accelerated Program Operation .......................................... 14
Autoselect Functions ........................................................... 14
Standby Mode ........................................................................ 14
Automatic Sleep Mode ........................................................... 14
RESET#: Hardware Reset Pin ............................................... 14
Output Disable Mode .............................................................. 14
Table 5. SecSi^TM Sector Addresses ..............................................15
Table 6. Am29PDL127H Sector Architecture ..................................15
Table 7. Am29PDL129H Sector Architecture ..................................23
Table 8. Am29PDL127H Boot Sector/Sector Block Addresses for Pro-
tection/Unprotection ........................................................................31
Table 9. Am29PDL129H Boot Sector/Sector Block Addresses for Pro-
tection/Unprotection
CE#f1 Control ..................................................................................32
Table 10. Am29PDL129H Boot Sector/Sector Block Addresses for
Protection/Unprotection
CE#f2 Control ..................................................................................32
Sector Protection . . . . . . . . . . . . . . . . . . . . . . . . . 33
Persistent Sector Protection ................................................... 33
Persistent Protection Bit (PPB) ............................................ 33
Persistent Protection Bit Lock (PPB Lock) .......................... 33
Dynamic Protection Bit (DYB) ............................................. 34
Table 11. Sector Protection Schemes .............................................34
Persistent Sector Protection Mode Locking Bit ................... 35
Password Protection Mode ..................................................... 35
Password and Password Mode Locking Bit ........................ 35
64-bit Password ................................................................... 35
Write Protect (WP#) ................................................................ 35
Persistent Protection Bit Lock .............................................. 36
High Voltage Sector Protection .............................................. 36
Figure 1. In-System Sector Protection/
Sector Unprotection Algorithms ...................................................... 37
Temporary Sector Unprotect .................................................. 38
Figure 2. Temporary Sector Unprotect Operation........................... 38
SecSi™ (Secured Silicon) Sector
Flash Memory Region ............................................................ 38
Factory-Locked Area (64 words) ......................................... 38
Customer-Lockable Area (64 words) ................................... 38
Figure 3. SecSi Sector Protection Algorithm................................... 39
SecSi Sector Protection Bits ................................................ 40
Hardware Data Protection ...................................................... 40
Low VCC Write Inhibit ......................................................... 40
Write Pulse “Glitch” Protection ............................................ 40
Logical Inhibit ....................................................................... 40
Power-Up Write Inhibit ......................................................... 40
Common Flash Memory Interface (CFI) . . . . . . . 40
Command Definitions . . . . . . . . . . . . . . . . . . . . . 43
Reading Array Data ................................................................ 43
Reset Command ..................................................................... 43
Autoselect Command Sequence ............................................ 43
Enter SecSi™ Sector/Exit SecSi Sector
Command Sequence .............................................................. 44
Word Program Command Sequence ...................................... 44
Unlock Bypass Command Sequence .................................. 44
Figure 4. Program Operation ......................................................... 45
Chip Erase Command Sequence ........................................... 45
Sector Erase Command Sequence ........................................ 45
Figure 5. Erase Operation.............................................................. 46
Erase Suspend/Erase Resume Commands ........................... 46
Password Program Command ................................................ 46
Password Verify Command .................................................... 47
Password Protection Mode Locking Bit Program Command .. 47
Persistent Sector Protection Mode Locking Bit Program Com-
mand ....................................................................................... 47
SecSi Sector Protection Bit Program Command .................... 47
PPB Lock Bit Set Command ................................................... 47
DYB Write Command ............................................................. 47
Password Unlock Command .................................................. 48
PPB Program Command ........................................................ 48
All PPB Erase Command ........................................................ 48
DYB Write Command ............................................................. 48
PPB Lock Bit Set Command ................................................... 48
PPB Status Command ............................................................ 48
PPB Lock Bit Status Command .............................................. 48
Sector Protection Status Command ....................................... 48
Command Definitions Tables .................................................. 49
Table 16. Memory Array Command Definitions ............................. 49
Table 17. Sector Protection Command Definitions ........................ 50
Write Operation Status . . . . . . . . . . . . . . . . . . . . 51
DQ7: Data# Polling ................................................................. 51
Figure 6. Data# Polling Algorithm .................................................. 51
RY/BY#: Ready/Busy# ............................................................ 52
DQ6: Toggle Bit I .................................................................... 52
Figure 7. Toggle Bit Algorithm........................................................ 52
DQ2: Toggle Bit II ................................................................... 53
Reading Toggle Bits DQ6/DQ2 ............................................... 53
DQ5: Exceeded Timing Limits ................................................ 53
DQ3: Sector Erase Timer ....................................................... 53
Table 18. Write Operation Status ................................................... 54
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 55
Figure 8. Maximum Negative Overshoot Waveform ...................... 55
Figure 9. Maximum Positive Overshoot Waveform........................ 55
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 56
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Figure 10. Test Setup, VIO = 2.7 – 3.3 V...................................... 58
Figure 11. Input Waveforms and Measurement Levels ................. 58
pSRAM AC Characteristics . . . . . . . . . . . . . . . . . 59
CE#1ps Timing ....................................................................... 59
Figure 12. Timing Diagram for Alternating
December 18, 2003
Am49PDL127AH/Am49PDL129AH
5