 English |
|
|
|
|
|
|
|
| S71GL064A Datasheet, PDF (66/134 Pages) SPANSION – STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM | |||
| |||
| ◁ |
Advance Information
A23-A2
Same Page
A1-A0*
Data Bus
Aa
tACC
Ab
tPACC
Ac
tPACC
Ad
tPACC
Qa
Qb
Qc
Qd
CE#
OE#
Note: Shows device in word mode. Addresses are A1âA-1 for byte mode.
Figure 14. Page Read Timings
Hardware Reset (RESET#)
Parameter
JEDEC Std.
Description
tReady
RESET# Pin Low (During Embedded Algorithms)
to Read Mode (See Note)
Max
tReady
RESET# Pin Low (NOT During Embedded
Algorithms) to Read Mode (See Note)
Max
tRP RESET# Pulse Width
Min
tRH Reset High Time Before Read (See Note)
Min
tRPD RESET# Input Low to Standby Mode (See Note) Min
tRB RY/BY# Output High to CE#, OE# pin Low
Min
Note:Not 100% tested.
All Speed Options
Unit
20
µs
500
ns
500
ns
50
ns
20
µs
0
ns
64
S71GL064A based MCPs
S71GL064A_00_A2 February 8, 2005
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese