|
AM70PDL127BDH Datasheet, PDF (3/128 Pages) SPANSION – 2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS | |||
|
◁ |
ADVANCE INFORMATION
Am70PDL127BDH/Am70PDL129BDH
Stacked Multi-Chip Package (MCP/XIP) Flash Memory,
Data storage MirrorBit Flash, and pSRAM (XIP)
2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage
128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and
32 Mbit (2 M x 16-Bit) CMOS Pseudo Static RAM with Page Mode
DISTINCTIVE CHARACTERISTICS
MCP Features
â Consists of Am29PDL127H/Am29PDL129H, 32 Mb
pSRAM and two Am29LV640M.
â Power supply voltage of 2.7 to 3.3 volt
â High performance (XIP)
â Access time as fast as 65 ns initial / 25 ns page
â High performance (Data Storage)
â Access time as fast as 110 ns initial / 30 ns page
â Package
â 93-Ball FBGA
â Operating Temperature
â â40°C to +85°C
Flash Memory Features (XIP)
AM29PDL127H/AM29PDL129H
ARCHITECTURAL ADVANTAGES
â 128 Mbit Page Mode device
â Page size of 8 words: Fast page read access from random
locations within the page
â Dual Chip Enable inputs (PDL129 only)
â Two CE# inputs control selection of each half of the memory
space
â Single power supply operation
â Full Voltage range: 2.7 to 3.3 volt read, erase, and program
operations for battery-powered applications
â Simultaneous Read/Write Operation
â Data can be continuously read from one bank while
executing erase/program functions in another bank
â Zero latency switching from write to read operations
â FlexBank Architecture
â 4 separate banks, with up to two simultaneous operations
per device
PDL127:
â Bank A: 16 Mbit (4 Kw x 8 and 32 Kw x 31)
â Bank B: 48 Mbit (32 Kw x 96)
â Bank C: 48 Mbit (32 Kw x 96)
â Bank D: 16 Mbit (4 Kw x 8 and 32 Kw x 31)
PDL129:
â Bank 1A: 48 Mbit (32 Kw x 96)
â Bank 1B: 16 Mbit (4 Kw x 8 and 32 Kw x 31)
â Bank 2A: 16 Mbit (4 Kw x 8 and 32 Kw x 31)
â Bank 2B: 48 Mbit (32 Kw x 96)
â SecSiTM (Secured Silicon) Sector region
â Up to 128 words accessible through a command sequence
â Up to 64 factory-locked words
â Up to 64 customer-lockable words
â Both top and bottom boot blocks in one device
â Manufactured on 0.13 µm process technology
â 20-year data retention at 125°C
â Minimum 1 million erase cycle guarantee per sector
PERFORMANCE CHARACTERISTICS
â High Performance
â Page access times as fast as 25 ns
â Random access times as fast as 65 ns
â Power consumption (typical values at 10 MHz)
â 45 mA active read current
â 25 mA program/erase current
â 1 µA typical standby mode current
SOFTWARE FEATURES
â Software command-set compatible with JEDEC 42.4
standard
â Backward compatible with Am29F and Am29LV families
â CFI (Common Flash Interface) complaint
â Provides device-specific information to the system, allowing
host software to easily reconfigure for different Flash devices
â Erase Suspend / Erase Resume
â Suspends an erase operation to allow read or program
operations in other sectors of same bank
â Unlock Bypass Program command
â Reduces overall programming time when issuing multiple
program command sequences
HARDWARE FEATURES
â Ready/Busy# pin (RY/BY#)
â Provides a hardware method of detecting program or erase
cycle completion
â Hardware reset pin (RESET#)
â Hardware method to reset the device to reading array data
â WP#/ACC (Write Protect/Acceleration) input
â At VIL, hardware level protection for the first and last two 4K
word sectors.
â At VIH, allows removal of sector protection
â At VHH, provides accelerated programming in a factory
setting
This document contains information on a product under development at Advanced Micro Devices. The information
Publication# 30536 Rev: A Amendment +3
is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed
Issue Date: November 25, 2003
product without notice.
Refer to AMDâs Website (www.amd.com) for the latest information.
|
▷ |