S29AL008J70BFI020 Datasheet, PDF (15/54 Pages) SPANSION – 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory

Data Sheet
7.6
7.7
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables
this mode when addresses remain stable for t_ACC + 30 ns. The automatic sleep mode is independent of the
CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are
changed. While in sleep mode, output data is latched and always available to the system. I_CC4 in the DC
Characteristics on page 39 represents the automatic sleep mode current specification.
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of resetting the device to reading array data. When the system
drives the RESET# pin to V_IL for at least a period of t_RP, the device immediately terminates any operation in
progress, tristates all data output pins, and ignores all read/write attempts for the duration of the RESET#
pulse. The device also resets the internal state machine to reading array data. The operation that was
interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure
data integrity.
Current is reduced for the duration of the RESET# pulse. When RESET# is held at V_SS ±0.3 V, the device
draws CMOS standby current (I_CC4). If RESET# is held at V_IL but not within V_SS ±0.3/0.1 V, the standby
current will be greater.
The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash
memory, enabling the system to read the boot-up firmware from the Flash memory. Note that the CE# pin
should only go to V_IL after RESET# has gone to V_IH. Keeping CE# at V_IL from power up through the first read
could cause the first read to retrieve erroneous data.
If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a 0 (busy) until the
internal reset operation is complete, which requires a time of t_READY (during Embedded Algorithms). The
system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is
asserted when a program or erase operation is not executing (RY/BY# pin is 1), the reset operation is
completed within a time of t_READY (not during Embedded Algorithms). The system can read data t_RH after the
RESET# pin returns to V_IH.
Refer to the tables in AC Characteristics on page 41 for RESET# parameters and to Figure 17.2 on page 42
for the timing diagram.
April 12, 2012 S29AL008J_00_11
S29AL008J
15