English
Language : 

S25FL216K Datasheet, PDF (13/37 Pages) SPANSION – 16-Mbit 3.0V Serial Flash Memory with Uniform 4 kB Sectors
Data Sheet (Preliminary)
to a 1, the Write Status Register instruction is locked out while the WP# pin is low. When the WP# pin is
high the Write Status Register instruction is allowed.
7. Write Protection
Some basic protection against unintended changes to stored data is provided and controlled purely by the
hardware design. These protection mechanisms in the S25FL216K device are described below:
 Power-On Reset and an internal timer (tPUW) can provide protection against inadvertent changes while the
power supply is outside the operating specification.
 Program, Erase and Write Status Register instructions are checked that they consist of a number of clock
pulses that is a multiple of eight, before they are accepted for execution.
 All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write
Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
– Power-up
– Write Disable (WRDI) instruction completion or Write Status Register (WRSR) instruction completion or
Page Program (PP) instruction completion or Sector Erase (SE) instruction completion or Block Erase
(BE) instruction completion or Chip Erase (CE) instruction completion
 The Block Protect (BP3, BP2, BP1, and BP0) bits allow part of the memory to be configured as read-only.
This is the Software Protected Mode (SPM).
 The Write Protect (WP#) signal allows the Block Protect (BP3, BP2, BP1, BP0) bits and Status Register
Protect (SRP) bit to be protected. This is the Hardware Protected Mode (HPM).
 In addition to the low power consumption feature, the Deep Power-down mode offers extra software
protection from inadvertent Write, Program and Erase instructions, as all instructions are ignored except
one particular instruction (the Release from Deep Power-down instruction).
Table 7.1 Protected Area Sizes Block Organization — S25FL216K
Status Bit
BP3
BP2
BP1
BP0
0
0
0
0
0
0
0
1
0
0
1
0
0
0
1
1
0
1
0
0
0
1
0
1
0
1
1
0
0
1
1
1
1
0
0
0
1
0
0
1
1
0
1
0
1
0
1
1
1
1
0
0
1
1
0
1
1
1
1
0
1
1
1
1
Protect Blocks
0 (None)
1 (1 block, block 31th)
2 (2 blocks, block 30th~31th)
3 (4 blocks, block 28th~31th)
4 (8 blocks, block 24th~31th)
5 (16 blocks, block 16th~31th)
6 (32 blocks, all)
7 (32 blocks, all)
8 (32 blocks, all)
9 (32 blocks, all)
10 (16 blocks, block 0th~15th)
11 (24 blocks, block 0th~23th)
12 (28 blocks, block 0th~27th)
13 (30 blocks, block 0th~29th)
14 (31 blocks, block 0th~30th)
15 (32 blocks, all)
August 9, 2012 S25FL216K_00_07
S25FL216K
13