ICX054AK Datasheet, PDF (3/18 Pages) Sony Corporation – 1/3-inch CCD Image Sensor for NTSC Color Camera

ICX054AK
Bias Conditions
Item
Output amplifier drain voltage
Output amplifier gate voltage
Output amplifier source
Substrate voltage adjustment range
Fluctuation range after substrate voltage adjustment
Reset gate clock voltage adjustment range
Fluctuation range after reset gate clock voltage adjustment
Protective transistor bias
Symbol Min. Typ. Max. Unit Remarks
VDD
14.55 15.0 15.45 V
VGG
1.75 2.0 2.25 V
VSS
Grounded with
680Ω resistor
±5%
VSUB
9.0
18.5 V ∗1
∆VSUB
–3
+3 %
VRGL
1.0
4.0 V ∗1
∆VRGL
–3
+3 %
VL
∗2
DC Characteristics
Item
Symbol Min. Typ. Max. Unit Remarks
Output amplifier drain current IDD
3
mA
Input current
IIN1
1
µA ∗3
Input current
IIN2
10
µA ∗4
∗1 _{Indications of substrate voltage (VSUB) · reset gate clock voltage (VRGL) setting value.}
The setting values of substrate voltage and reset gate clock voltage are indicated on the back of the image
sensor by a special code. Adjust substrate voltage (VSUB) and reset gate clock voltage (VRGL) to the
indicated voltage. Fluctuation range after adjustment is ±3%.
VSUB code one character indication
VRGL code one character indication
↑↑
VRGL code VSUB code
Code and optimal setting correspond to each other as follows.
VRGL code
Optimal setting
12345 67
1.0 1.5 2.0 2.5 3.0 3.5 4.0
VSUB code
Optimal setting
E f G h J K L m N P Q R S T U VW X Y Z
9.0 9.5 10.0 10.5 11.0 11.5 12.0 12.5 13.0 13.5 14.0 14.5 15.0 15.5 16.0 16.5 17.0 17.5 18.0 18.5
<Example> “5L” → VRGL = 3.0V
VSUB = 12.0V
∗2 _{VL setting is the VVL voltage of the vertical transfer clock waveform.}
∗3 _{1) Current to each pin when 18V is applied to VDD, VOUT, Vss and SUB pins, while pins that are not tested}
are grounded.
2) Current to each pin when 20V is applied sequentially to Vφ1, Vφ2, Vφ3 and Vφ4 pins, while pins that are
not tested are grounded. However, 20V is applied to SUB pin.
3) Current to each pin when 15V is applied sequentially to RG, Hφ1, Hφ2 and VGG pins, while pins that are
not tested are grounded. However, 15V is applied to SUB pin.
4) Current to VL pin when 30V is applied to Vφ1, Vφ2, Vφ3, Vφ4, VDD and VOUT pins or when, 24V is applied
to RG pin or when, 20V is applied to VGG, Vss, Hφ1 and Hφ2 pins, while VL pin is grounded. However,
GND and SUB pins are left open.
∗4 _{Current to SUB pin when 55V is applied to SUB pin, while pins that are not tested are grounded.}
–3–