CXP88452 Datasheet, PDF (1/34 Pages) Sony Corporation – CMOS 8-bit Single Chip Microcomputer

CXP88452/88460
CMOS 8-bit Single Chip Microcomputer
Description
The CXP88452/88460 is a CMOS 8-bit microcomputer
100 pin QFP (Plastic)
which consists of A/D converter, serial interface,
timer/counter, time-base timer, high precision timing
pattern generation circuit, PWM output, VISS/VASS
circuit, 32kHz timer/counter, remote control receiving
circuit, VSYNC separator and the measurement circuit
which measure signals of capstan FG and drum
FG/PG and other servo systems, as well as basic
configurations like 8-bit CPU, ROM, RAM and I/O
port. They are integrated into a single chip.
Also, the CXP88452/88460 provides sleep/stop
functions which enable to lower power consumption.
Structure
Features
Silicon gate CMOS IC
• A wide instruction set (213 instructions) which covers various types of data
— 16-bit arithmetic/multiplication and division/boolean bit operation instructions
• Minimum instruction cycle 250ns at 16MHz operation
122µs at 32kHz operation
• Incorporated ROM capacity 52K bytes (CXP88452)
60K bytes (CXP88460)
• Incorporated RAM capacity 2048 bytes
• Peripheral functions
— A/D converter
8 bits, 12 channels, successive approximation system
(Conversion time of 20µs/16MHz)
— Serial interface
Incorporated 8-bit, 8-stage FIFO
(Auto transfer for 1 to 8 bytes), 1 channel
Incorporated buffer RAM (Auto transfer for 1 to 32 bytes), 1 channnel
Incorporated two-wire 8-bit and 8-stage FIFO (Auto transfer for
1 to 8 bytes), 1 channel
— Timer
8-bit timer/counter, 2 channels
19-bit time-base timer
32kHz timer/counter
— High precision timing pattern generation PPG: Maximum of 19 pins 32 stages programmable
circuit
RTG: 5 pins, 1 channel
7-bit, 10-satge FIFO (RECCTL control/ATC control),
1channel
— PWM/DA gate output
PWM: 12 bits, 2 channels (Repetitive frequency 62.5kHz at 16MHz)
DA gate pulse output: 13 bits, 2 channels
— Analog signal input circuit
PBCTL amplifier circuit
Reel FG comparator
— CTL write/rewrite circuit
Recording current control circuit
— Servo input control
Capstan FG, Drum FG/PG, CTL, Reel FG input
— VSYNC separator
— FRC capture unit
Incorporated 26-bit and 8-stage FIFO
— PWM output
14 bits, 1 channel
— VISS/VASS circuit
Pulse duty auto detection circuit
— Remote control receiving circuit
8-bit pulse measurement counter, 6-stage FIFO
— Tri-state output
PPG output 2 pins
— High speed head switching circuit
• Interruption
22 factors, 15 vectors, multi-interruption possible
• Standby mode
Sleep/stop
• Package
100-pin plastic QFP
• Piggy/evaluation chip
CXP88400 100-pin ceramic PQFP
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
–1–
E98772-PS