English
Language : 

USB3300_06 Datasheet, PDF (20/49 Pages) SMSC Corporation – Hi-Speed USB Host, Device or OTG PHY with ULPI Low Pin Interface
Hi-Speed USB Host, Device or OTG PHY with ULPI Low Pin Interface
Datasheet
The advantage of a “wrapper less” architecture is that the PHY has a lower USB latency than a design
which must first register signals into the PHY’s wrapper before the transfer to the PHY core. A low
latency PHY allows a Link to use a wrapper around a UTMI Link and still make the required USB turn-
around timing given in the USB 2.0 specification.
RxEndDelay maximum allowed by the UTMI+/ULPI for 8-bit data is 63 high speed clocks. USB3300
uses a low latency high speed receiver path to lower the RxEndDelay to 43 high speed clocks. This
low latency design gives the Link more cycles to make decisions and reduces the Link complexity. This
is the result of the “wrapper less” architecture of the USB3300. This low RxEndDelay should allow
legacy UTMI Links to use a “wrapper” to convert the UTMI+ interface to a ULPI interface.
Data[7:0]
DIR
NXT
Tx Data
ULPI Protocol
Block
STP
Rx Data
High Speed TX
Full Speed TX
Low Speed TX
HS Tx Data
FS/LS Tx Data
High Speed Data
Recovery
Full / Low Speed
Data Recovery
HS RX Data
FS/LS Data
RXD CMD
InterruptStatus[4:0]
InterruptLatch[4:0]
InterruptEnable Rise[4:0]
InterruptEnableFall[4:0]
Interrupt
Control
XcvrSelect[1:0]
TermSelect
OpMode[1:0]
Reset
To USB
Transceiver
VbusValid
SessionValid
SessionEnd
IdGnd
Linestates[1:0]
HostDisconnect
From OTG
Module
From USB
Transceiver
ULPI Register
Array
SuspendM
6pinSerial Mode
3pinSerial Mode
ClockSuspendM
AutoResume
Transceiver
Control
Module
To USB
Transceiver
Interface Protect Disable
Indicator Complement
Indicator Pass Thru
IdPullUp
DpPulldown
DmPulldown
To OTG
DischrgVbus
Module
POR
ChrgVbus
NOTE:
DrvVbus
The USB3300 uses
DrvVbusExternal
UseExternal Vbus Indicator
a wrapperless ULPI
interface.
Figure 6.2 ULPI Digital Block Diagram
In Figure 6.2, a single ULPI Protocol Block decodes the ULPI 8-bit bi-directional bus when the Link
addresses the PHY. The Link must use the DIR output to determine direction of the ULPI data bus.
The USB3300 is the “bus arbitrator”. The ULPI Protocol Block will route data/commands to the
transmitter or the ULPI register array.
Revision 1.06 (07-19-06)
20
DATASHEET
SMSC USB3300