PS224L Datasheet, PDF (3/11 Pages) Silicon Touch Technology Inc. – Over/Under-voltage protection and lock out

PS224L
Block Diagram
VS12A
VS12B
VS5
VS33
IS12A
IS12B
IS5
IS33
159KΩ
5KΩ Vref
16KΩ ^Vref
12 UV
12 OV
159KΩ
5KΩ ^Vref
16KΩ ^Vref
12 UV
12 OV
64.5KΩ
6KΩ ^Vref
19.5KΩ ^Vref
5 UV
5 OV
51KΩ
10KΩ ^Vref
29KΩ Vref
3.3 UV
3.3 OV
Step Down
to near 2.5V
Iref X 8
Step Down
to near 2.5V
Iref X 8
Step Down
to near 2.5V
Iref X 8
Step Down
to near 2.5V
Iref X 8
VCCI
12 OC
VCCI
12 OC
delay
1mS
delay
VCCI
H : 20mS
5 OC
L : 4.5uS
VCCI
3.3 OC
delay
14uS
38mS
De-bounce
SQ
R
delay
H : 4mS
L : 4.5uS
1MΩ
FPO/
VCCI
1.25V
VCC
30KΩ
2KΩ
PSON/
4.5V
90KΩ
delay
H : 75mS
L : 4.5uS
1
0
R
QS
1.25V
0.63V
PGI
1.25V
delay
73uS
De-bounce
delay
H : 300mS
L : 4.5uS
1mS
VCCI
1MΩ
1.25V
Power On
Reset
POR
Constant Current
Source Iref
PGO
Pext
RI
Internal
Power
VCCI = 4V
Band-Gap
Reference
Vref
1.25V
Clock
Generator
VCC VCC
CLK
GND
4-Channel Secondary Monitoring IC Version：A.002
未經授權而逕予重製、複製、使用或公開本文件，行為人得被追究侵權之相關民刑事責任
Unauthorized reproduction, duplication, use or disclosure of this document will be deemed as infringement.
Page 2