M2VD-2HL Datasheet, PDF (1/2 Pages) Silicon image – MPEG-2 Video Decoder for 1080p Single Stream or 1080i Dual Stream

IP Product Brief
M2VD-2HL
MPEG-2 Video Decoder for 1080p Single Stream or 1080i Dual Stream
Silicon Image’s M2VD-2HL* is designed to be used in system-on-a-chip solutions for
DVD and STB/DTV markets. With its extensive set of features M2VD-2HL enables com-
panies to easily provide functions like parallel viewing and recording, picture-in-picture or
simultaneous viewing of several channels in television, PC or other relevant environ-
ments. The M2VD-2HL decoder is optimized to satisfy a wide range of applications and
technologies with optimal performance at lowest possible silicon costs. Its interfaces are
optimized for easy integration into a System-on-Chip architecture using the standard on-
chip bus approach. This dramatically reduces the integration effort and enables fast
time-to-market developments.
Features
• ISO/IEC 13818-2 - MPEG-2 Main Profile @
High Level
• ISO/IEC 11172-2 - MPEG-1 constrained
parameter set
• Support of all ATSC and DVB HDTV formats
• Real-time decoding of multiple streams only
limited by frequency.
• Error detection and autonomous error con-
cealment with concealment vectors on slice,
macroblock and block layer
• Counter for concealed MBs within a picture
and threshold register which indicates the level
of interrupt generation
• Software access to relevant internal registers
and parameter stores to provide the possibility
of a flexible error handling and a robust and
error tolerant decoding control
• Decoding of Packetized Elementary Stream
(PES) and Elementary Stream (ES)
Applications
• Set-top boxes
• Digital TV sets and
IPTV applications
• DVD players and
recorders
• Portable multimedia
players
• Surveillance
Key Features
• Supports MPEG-1/2
to 1080p @ 60 fps
• Full bit rate support
up to 80 Mbps
• Small gate count
reduces chip area
• Only one IRQ per
picture to external
host
*M2VD-2HL was formerly part of
the sci-worx GmbH product port-
folio. Silicon Image acquired sci-
worx in January 2007.
M2VD-2HL
System Diagram
M2VD-2HL Gate Count and RAM Size Estimation
Sub-Modules
Gate
Count
Memory
Single-ported Two ported
VD Pipeline 69K
VD_M14x4 70K
64x32
128x26
32x34
2x64x32
2x64x12
96x36
96x64
48x64
200x96
Gate = 2 Input-NAND equivalent, using TSMC 0.13 μm
process and standard cell libraries