English
Language : 

SI52111-A1 Datasheet, PDF (5/20 Pages) Silicon Laboratories – PCI-EXPRESS GEN 1 SINGLE OUTPUT CLOCK GENERATOR
Si52111-A1/A2
Table 3. AC Electrical Specifications
Parameter
Symbol
Test Condition
Crystal
Long-term Accuracy
Clock Input
LACC
Measured at VDD/2 differential
CLKIN Duty Cycle
CLKIN Rise and Fall Times
CLKIN Cycle-to-Cycle Jitter
CLKIN Long Term Jitter
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
DIFF Clocks
TDC
TR/TF
TCCJ
TLTJ
VIH
VIL
IIH
IIL
Measured at VDD/2
Measured between 0.2 VDD and
0.8 VDD
Measured at VDD/2
Measured at VDD/2
XIN/CLKIN pin
XIN/CLKIN pin
XIN/CLKIN pin, VIN = VDD
XIN/CLKIN pin, 0 < VIN <0.8
Duty Cycle
Skew
TDC
TSKEW
Measured at 0 V differential
Measured at 0 V differential
Output Frequency
Frequency Accuracy
Slew Rate
FOUT
FACC
tr/f2
VDD = 3.3 V
All output clocks
Measured differentially from
±150 mV
Cycle-to-Cycle Jitter
PCIe Gen 1 Pk-Pk Jitter
Crossing Point Voltage at 0.7 V
Swing
TCCJ
Pk-PkGEN1
VOX
Measured at 0 V differential
PCIe Gen 1
Voltage High
Voltage Low
Spread Range
Modulation Frequency
VHIGH
VLOW
SRNG
FMOD
Down Spread, -A2 only
-A2 only
Enable/Disable and Set-up
Clock Stabilization from
Power-up
TSTABLE
Stopclock Set-up Time
TSS
Note: Visit www.pcisig.com for complete PCIe specifications.
Min
—
45
0.5
—
—
2
—
—
–35
45
—
—
—
0.6
—
—
300
—
–0.3
—
30
—
10.0
Typ Max Unit
—
250 ppm
—
55
%
—
4.0 V/ns
—
250
ps
—
350
ps
— VDD+0.3 V
—
0.8
V
—
35
uA
—
—
uA
—
55
%
—
60
ps
100
— MHz
—
100 ppm
—
4.0 V/ns
28
70
ps
24
86
ps
—
550 mV
—
1.15
V
—
—
V
–0.5
—
%
31.5
33
kHz
—
3
ms
—
—
ns
Rev 1.2
5