S-8242B Datasheet, PDF (7/30 Pages) Seiko Instruments Inc – BATTERY PROTECTION IC FOR 2-SERIAL-CELL PACK

Rev.1.4_00
BATTERY PROTECTION IC FOR 2-SERIAL-CELL PACK
S-8242B Series
„ Test Circuits
Caution Unless otherwise specified, the output voltage levels “H” and “L” at CO pin (V_CO) and DO pin (V_DO) are
judged by the threshold voltage (1.0 V) of the N-channel FET. Judge the CO pin level with respect to
V_VM and the DO pin level with respect to V_SS.
1. Overcharge Detection Voltage, Overcharge Release Voltage
(Test Condition 1, Test Circuit 1)
Overcharge detection voltage 1 (V_CU1) is defined as the voltage between the VDD pin and VC pin at which V_CO goes
from “H” to “L” when the voltage V1 is gradually increased from the starting condition of V1 = V2 = V_CU–0.05 V, V3 = 0
V. Overcharge release voltage 1 (V_CL1) is defined as the voltage between the VDD and VC pins at which V_CO goes
from “L” to “H” when setting V2 = 3.5 V and the voltage V1 is then gradually decreased. Overcharge hysteresis
voltage 1 (V_HC1) is defined as the difference between overcharge detection voltage 1 (V_CU1) and overcharge release
voltage 1 (V_CL1).
Overcharge detection voltage 2 (V_CU2) is defined as the voltage between the VC pin and VSS pin at which V_CO goes
from “H” to “L” when the voltage V2 is gradually increased from the starting condition of V1 = V2 = V_CU–0.05 V, V3 = 0
V. Overcharge release voltage 2 (V_CL2) is defined as the voltage between the VC and VSS pins at which V_CO goes
from “L” to “H” when setting V1 = 3.5 V and the voltage V2 is then gradually decreased. Overcharge hysteresis
voltage 2 (V_HC2) is defined as the difference between overcharge detection voltage 2 (V_CU2) and overcharge release
voltage 2 (V_CL2).
2. Overdischarge Detection Voltage, Overdischarge Release Voltage
(Test Condition 2, Test Circuit 2)
Overdischarge detection voltage 1 (V_DL1) is defined as the voltage between the VDD pin and VC pin at which V_DO
goes from “H” to “L” when the voltage V1 is gradually decreased from the starting condition of V1 = V2 = 3.5 V, V3 = 0
V. Overdischarge release voltage 1 (V_DU1) is defined as the voltage between the VDD pin and VC pin at which V_DO
goes from “L” to “H” when setting V2 = 3.5 V and the voltage V1 is then gradually increased. Overdischarge
hysteresis voltage 1 (V_HD1) is defined as the difference between overdischarge release voltage 1 (V_DU1) and
overdischarge detection voltage 1 (V_DL1).
Overdischarge detection voltage 2 (V_DL2) is defined as the voltage between the VC pin and VSS pin at which V_DO
goes from “H” to “L” when the voltage V2 is gradually decreased from the starting condition of V1 = V2 = 3.5 V, V3 = 0
V. Overdischarge release voltage 2 (V_DU2) is defined as the voltage between the VC pin and VSS pin at which V_DO
goes from “L” to “H” when setting V1 = 3.5 V and the voltage V2 is then gradually increased. Overdischarge
hysteresis voltage 2 (V_HD2) is defined as the difference between overdischarge release voltage 2 (V_DU2) and
overdischarge detection voltage 2 (V_DL2).
3. Overcurrent Detection Voltage 1, Overcurrent Detection Voltage 2
(Test Condition 3, Test Circuit 2)
Overcurrent detection voltage 1 (V_IOV1) is defined as the voltage between the VM pin and VSS pin whose delay time
for changing V_DO from “H” to “L” lies between the minimum and the maximum value of overcurrent delay time 1 when
the voltage V3 is increased rapidly within 10 µs from the starting condition of V1 = V2 = 3.5 V, V3 = 0 V.
Overcurrent detection voltage 2 (V_IOV2) is defined as the voltage between the VM pin and VSS pin whose delay time
for changing V_DO from “H” to “L” lies between the minimum and the maximum value of overcurrent delay time 2 when
the voltage V3 is increased rapidly within 10 µs from the starting condition of V1 = V2 = 3.5 V, V3 = 0 V.
4. Charger Detection Voltage
(Test Condition 4, Test Circuit 2)
The charger detection voltage (V_CHA) is defined as the voltage between the VM pin and VSS pin at which V_DO goes
from “L” to “H” when the voltage V3 is gradually decreased from 0 V after the voltage V1 is gradually increased from
the starting condition of V1 = 1.8 V, V2 = 3.5 V, V3 = 0 V until the voltage V1 becomes V_DL1 + (V_HD1/2).
The charger detection voltage can be measured only in a product whose overdischarge hysteresis V_HD ≠ 0 V.
Seiko Instruments Inc.
7